
II CORE BLOCK: ITC (Interrupt Controller)
S1C33L01 FUNCTION PART
EPSON
B-II-5-17
Name
Address
Register name
Bit
Function
Setting
Init.
R/W
Remarks
TBRP7
TBRP6
TBRP5
TBRP4
TBRP3
TBRP2
TBRP1
TBRP0
D7
D6
D5
D4
D3
D2
D1
D0
TTBR register write protect
0
W
Undefined in read.
004812D
(B)
Writing 01011001(0x59)
removes the TTBR (0x48134)
write protection.
Writing other data sets the
write protection.
TTBR write
protect register
TTBR15
TTBR14
TTBR13
TTBR12
TTBR11
TTBR10
TTBR09
TTBR08
TTBR07
TTBR06
TTBR05
TTBR04
TTBR03
TTBR02
TTBR01
TTBR00
DF
DE
DD
DC
DB
DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Trap table base address [15:10]
Trap table base address [9:0]
Fixed at 0
0
R/W
R
0 when being read.
Writing 1 not allowed.
0048134
(HW)
TTBR low-
order register
TTBR33
TTBR32
TTBR31
TTBR30
TTBR2B
TTBR2A
TTBR29
TTBR28
TTBR27
TTBR26
TTBR25
TTBR24
TTBR23
TTBR22
TTBR21
TTBR20
DF
DE
DD
DC
DB
DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Trap table base address [31:28]
Trap table base address [27:16]
Fixed at 0
0
1
0
R
R/W
0 when being read.
Writing 1 not allowed.
0048136
(HW)
TTBR high-
order register
The following collectively explains the basic functions of each control register/bit. For details about individual
interrupt systems and the contents classified by an interrupt factor, refer to the descriptions of the peripheral circuits
in this manual.
Pxxx2–Pxxx0: Interrupt priority register
Set the priority levels of each interrupt system in the range of 0 to 7.
If this register is set below the IL value of the PSR, no interrupt is generated. The value of this register when initially
reset is indeterminate.
Exxx: Interrupt enable register
Enable or disable interrupt generation to the CPU.
Write "1": Interrupt enabled
Write "0": Interrupt disabled
Read: Valid
Interrupts are enabled when the corresponding bits of this register are set to "1" and are disabled when the bits are
set to "0".
For the interrupt factors used to request IDMA invocation or clear the standby mode, the corresponding interrupt
enable register bit must be set for interrupt enable.
When initially reset, this register is set to "0" (interrupt disabled).