
5 REGISTERS
C-1-14
EPSON
SID13705 HARDWARE FUNCTIONAL
SPECIFICATION
bits 5-0
FPFRAME Start Position
These bits are used in TFT/D-TFD mode to specify the position of the FPFRAME
pulse. These bits specify the number of lines between the last line of display data
(FPDAT) and the leading edge of FPFRAME. This register is effective in TFT/D-TFD
mode only (REG[01h] bit 7 = 1). This register is programmed as follows:
The contents of this register must be greater than zero and less than or equal to the Ver-
tical Non-Display Period Register, i.e.
bit 7
Vertical Non-Display Status
This bit =1 during the Vertical Non-Display period.
bits 5-0
Vertical Non-Display Period
These bits specify the vertical non-display period. This register is programmed as fol-
lows:
Note:This register should be set only once, on power-up during initialization.
bits 5-0
MOD Rate Bits [5:0]
When the value of this register is 0, the MOD output signal toggles every FPFRAME.
For a non-zero value, the value in this register + 1 specifies the number of FPLINEs
between toggles of the MOD output signal. These bits are for passive LCD panels only.
REG[09h] FPFRAME Start Position
Address = 0x039FFE9
Read/Write
n/a
FPFRAME
Start Position
Bit 5
FPFRAME
Start Position
Bit 4
FPFRAME
Start Position
Bit 3
FPFRAME
Start Position
Bit 2
FPFRAME
Start Position
Bit 1
FPFRAME
Start Position
Bit 0
REG[0Ah] Vertical Non-Display Period
Address = 0x039FFEA
Read/Write
Vertical Non-
Display Status
n/a
Vertical Non-
Display Period
Bit 5
Vertical Non-
Display Period
Bit 4
Vertical Non-
Display Period
Bit 3
Vertical Non-
Display Period
Bit 2
Vertical Non-
Display Period
Bit 1
Vertical Non-
Display Period
Bit 0
REG[0Bh] MOD Rate Register
Address = 0x039FFEB
Read/Write
n/a
MOD Rate
Bit 5
MOD Rate
Bit 4
MOD Rate
Bit 3
MOD Rate
Bit 2
MOD Rate
Bit 1
MOD Rate
Bit 0
FPFRAMEposition lines
() REG 09h
[]
=
1REG 09h
[] REG 0Ah
[]
≤≤
Vertical Non-Display Period (lines)
REG[0Ah] bits [5:0]
=