
III PERIPHERAL BLOCK: SERIAL INTERFACE
S1C33L01 FUNCTION PART
EPSON
B-III-8-33
SMD01–SMD00: Ch.0 transfer mode selection (D[1:0]) / Serial I/F Ch.0 control register (0x401E3)
SMD11–SMD10: Ch.1 transfer mode selection (D[1:0]) / Serial I/F Ch.1 control register (0x401E8)
Sets the transfer mode of the serial interface as shown in Table 8.11 below.
Table 8.11
Setting of Transfer Mode
SMDx1
SMDx0
Transfer mode
1
8-bit asynchronous mode
1
0
7-bit asynchronous mode
0
1
Clock-synchronized slave mode
0
Clock-synchronized master mode
The SMDx bit can be read as well as written.
When using the IrDA interface, always be sure to set an asynchronous mode for the transfer mode.
At initial reset, SMDx becomes indeterminate.
DIVMD0: Sampling clock division ratio (D4) / Serial I/F Ch.0 IrDA register (0x401E4)
DIVMD1: Sampling clock division ratio (D4) / Serial I/F Ch.1 IrDA register (0x401E9)
Selects the division ratio of the sampling clock.
Write "1": 1/8
Write "0": 1/16
Read: Valid
Select the division ratio necessary to generate the sampling clock for asynchronous transfers. When DIVMDx is set
to "1", the sampling clock is generated from the input clock of the serial interface (output by an 8-bit programmable
timer or input from #SCLKx) by dividing it by 8. When DIVMDx is set to "0", the input clock is divided by 16.
At initial reset, DIVMDx becomes indeterminate.
IRTL0: Ch.0 IrDA output logic inversion (D3) / Serial I/F Ch.0 IrDA register (0x401E4)
IRTL1: Ch.1 IrDA output logic inversion (D3) / Serial I/F Ch.1 IrDA register (0x401E9)
Inverts the logic of the IrDA output signal.
Write "1": Inverted
Write "0": Not inverted
Read: Valid
When using the IrDA interface, set the logic of the SOUTx output signal to suit the infrared-ray communication
circuit that is connected external to the chip. If IRTLx is set to "1", a high pulse is output when the output data = "0"
(held low-level when the output data = "1"). If IRTLx is set to "0", a low pulse is output when the output data = "0"
(held high-level when the output data = "1").
At initial reset, IRTLx becomes indeterminate.
IRRL0: Ch.0 IrDA input logic inversion (D2) / Serial I/F Ch.0 IrDA register (0x401E4)
IRRL1: Ch.1 IrDA input logic inversion (D2) / Serial I/F Ch.1 IrDA register (0x401E9)
Inverts the logic of the IrDA input signal.
Write "1": Inverted
Write "0": Not inverted
Read: Valid
When using the IrDA interface, set the logic of the signal that is input from an external infrared-ray communication
circuit to the chip to suit the serial interface. If IRRLx is set to "1", a high pulse is input as a logic "0". If IRRLx is
set to "0", a low pulse is input as a logic "0".
At initial reset, IRRLx becomes indeterminate.