
1
OUTLINE
S1C33L01 PRODUCT PART
EPSON
A-5
1.3.2 Pin Functions
Table 1.3.1
List of Pins for Power Supply System
Pin name
Pin No.
I/O
Pull-up
Function
VDD
17,41,72,
101,125,
148,169
––
Power supply (+) for the internal logic
VSS
11,23,35,48,
58,66,78,90,
106,118,
131,143
151,163,
173
––
Power supply (-); GND
VDDE1
5,29,54,84,
137,160
––
Power supply (+) for the I/O block
VDDE2
95,111
––
Power supply (+) for the LCD interface
AVDDE
62
––
Analog system power supply (+); AVDDE = VDDE
Table 1.3.2
List of Pins for External Bus Interface Signals
Pin name
Pin No.
I/O
Pull-up
Function
A0
#BSL
28
O
–
A0:
Address bus (A0) when SBUSST(D3/0x4812E) = "0" (default)
#BSL:
Bus strobe (low byte) signal when SBUSST(D3/0x4812E) = "1"
A[23:1]
1–4,6–10,
12–16,
18–22,
24–27
O
–
Address bus (A1 to A23)
D[15:0]
30–34,
36–40,
42–47
I/O
–
Data bus (D0 to D15)
#CE10EX
55
O
–
Area 10 chip enable for external memory
When CEFUNC[1:0] = "1x", this pin outputs #CE9+#CE10EX signal.
#CE10IN
56
O
–
Area 10 chip enable for internal ROM emulation memory
#CE9
#CE17
77
O
–
#CE9:
Area 9 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default)
#CE17: Area 17 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
When CEFUNC[1:0] = "1x", this pin outputs #CE17+#CE18 signal.
#CE8
#RAS1
#CE14
#RAS3
79
O
–
#CE8:
Area 8 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" and
A8DRA(D8/0x48128) = "0" (default)
#RAS1: Area 8 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "00"
and A8DRA(D8/0x48128) = "1"
#CE14: Area 14 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x"
and A14DRA(D8/0x48122) = "0"
#RAS3: Area 14 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "01"
or "1x" and A14DRA(D8/0x48122) = "1"
#CE7
#RAS0
#CE13
#RAS2
80
O
–
#CE7:
Area 7 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" and
A7DRA(D7/0x48128) = "0" (default)
#RAS0: Area 7 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "00"
and A7DRA(D7/0x48128) = "1"
#CE13: Area 13 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x"
and A13DRA(D7/0x48122) = "0"
#RAS2: Area 13 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "01"
or "1x" and A13DRA(D7/0x48122) = "1"
#CE6
83
O
–
Area 6 chip enable
When CEFUNC[1:0] = "1x", this pin outputs #CE7+#CE8 signal.
#CE5
#CE15
81
O
–
#CE5:
Area 5 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default)
#CE15: Area 15 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
When CEFUNC[1:0] = "1x", this pin outputs #CE15+#CE16 signal.
#CE4
#CE11
82
O
–
#CE4:
Area 4 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default)
#CE11: Area 11 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
When CEFUNC[1:0] = "1x", this pin outputs #CE11+#CE12 signal.