MOTOROLA
Chapter 3. Device Programming
3-53
21
CF_CACHE_1G
0
L2 cache 0–1 Gbyte only. This bit controls whether the L2 cache
caches addresses from 0 to 1 Gbyte or from 0 to 2 Gbytes and the
ROM address space.
0
The L2 may cache addresses from 0 to 2 Gbytes and ROM
addresses.
1
The L2 may only cache addresses from 0 to 1 Gbyte. No check
for hit or miss is performed for addresses from
1 to 2 Gbytes or for ROM addresses.
20
RCS0
x
ROM Location. Read only. This bit indicates the state of the ROM
location (RCS0) configuration signal at power-on reset.
0
ROM is located on PCI bus
1
ROM is located on 60x/memory data bus
19
XIO_MODE
0
Address map A contiguous/discontiguous mode. This bit controls
whether address map A uses the contiguous or discontiguous I/O
mode. Note that this bit is also accessible from the external
configuration register at 0x850. See Section 3.1.1, “Address Map A,”
for more information.
0
Contiguous mode
1
Discontiguous mode
18–17
PROC_TYPE
00
Processor type. These bits identify the type of processor used in the
system. The MPC106 uses PROC_TYPE to control ARTRY timing
(due to differences between the 601 and the 603/604), and the
power saving modes (for the 603 or 604).
00
601
01
Reserved
10
603
11
604
16
ADDRESS_MAP
x
Address map. This bit controls which address map is used by the
MPC106. The initial state is determined by the state of the address
map (DBG0) configuration signal at power-on reset. Note that
software that dynamically changes this bit must ensure that there
are no pending PCI transactions and that there is a
sync
instruction
following the address map change to allow the update to take effect.
See Section 3.1, “Address Maps,” for more information.
0
The MPC106 is configured for address map B.
1
The MPC106 is configured for address map A.
15–14
CF_MP_ID
00
Multiprocessor identifier. Read only. This bit indicates which
processor (in a multiprocessor system) is performing the current
transaction. CF_MP_ID provides a means for software to identify
the processors.
00
Processor 0 is reading PICR1[CF_MP_ID].
01
Processor 1 is reading PICR1[CF_MP_ID].
10
Processor 2 is reading PICR1[CF_MP_ID].
11
Processor 3 is reading PICR1[CF_MP_ID].
Table 3-35. Bit Settings for PICR1—0xA8 (Continued)
Bit
Name
Reset
Value
Description