
MOTOROLA
Chapter 3. Device Programming
3-31
Figure 3-15. Error Enabling Register 2 (ErrEnR2)
1
PCI master-abort
error enable
0
This bit enables the reporting of master-abort errors that occurred on
the PCI bus for transactions involving the MPC106 as a master.
0
PCI master-abort error disabled
1
PCI master-abort error enabled
0
60x bus error
enable
1
This bit enables the reporting of 60x bus errors.
0
60x bus error disabled
1
60x bus error enabled
Table 3-19. Bit Settings for Error Enabling Register 2 (ErrEnR2)—0xC4
Bit
Name
Reset
Value
Description
7
PCI address parity
error enable.
0
This bit controls whether the MPC106 asserts MCP (provided MCP
is enabled) if an address parity error is detected by the MPC106
when acting as a target.
0
PCI address parity errors disabled
1
PCI address parity errors enabled
6
—
0
This bit is reserved.
5
Illegal L2 copy-back
error enable
0
This bit controls whether an error is reported when the L2 cache
attempts a copy-back to PCI memory space or ROM/Flash space.
0
Disabled
1
Enabled
4
L2 parity error enable
0
This bit enables parity generation and parity error detection for the
internally-controlled L2 cache. Note that parity checking must be
enabled (MICR1[PCKEN] = 1) to detect L2 parity errors.
0
L2 parity disabled
1
L2 parity enabled
3
ECC multibit error
enable
0
This bit enables the detection of ECC multibit errors.
0
ECC multibit error detection disabled
1
ECC multibit error detection enabled
Table 3-18. Bit Settings for Error Enabling Register 1 (ErrEnR1)—0xC0 (Continued)
Bit
Name
Reset
Value
Description
7
6
5
4
3
2
1
0
PCI Address Parity Error Enable
Illegal L2 Copy-back Error Enable
Flash ROM Write Error Enable
L2 Parity Error Enable
ECC Multibit Error Enable
Reserved
0 0
0