MOTOROLA
Chapter 3. Device Programming
3-25
Figure 3-9. PCI Status Register
Table 3-13. Bit Settings for PCI Status Register—0x06
Bit
Name
Reset
Value
Description
15
Detected parity
error
0
This bit is set whenever the MPC106 detects a parity error, even if
parity error handling is disabled (as controlled by bit 6 in the PCI
command register).
14
Signaled system
error
0
This bit is set whenever the MPC106 asserts SERR.
13
Received
master-abort
0
This bit is set whenever the MPC106, acting as the PCI master,
terminates a transaction (except for a special-cycle) using
master-abort.
12
Received
target-abort
0
This bit is set whenever an MPC106-initiated transaction (excluding a
special-cycle) is terminated by a target-abort.
11
Signaled
target-abort
0
This bit is set whenever the MPC106, acting as the PCI target, issues
a target-abort to a PCI master.
10–9
DEVSEL timing
00
These bits are hardwired to 0b00, indicating that the MPC106 uses
fast device select timing.
8
Data parity
detected
0
This bit is set upon detecting a data parity error. Three conditions
must be met for this bit to be set:
The MPC106 detected a parity error.
MPC106 was acting as the bus master for the operation in which
the error occurred.
Bit 6 in the PCI command register was set.
7
Fast back-to-back
capable
1
This bit is hardwired to 1, indicating that the MPC106 (as a target) is
capable of accepting fast back-to-back transactions.
6
—
0
This bit is reserved.
5
66-MHz capable
0
This bit is read-only and indicates that the MPC106 is not capable of
66-MHz PCI bus operation.
4–0
—
00000
These bits are reserved.
15 14 13 12 11 10
9
8
7
6
5
4
0
Reserved
Detected Parity Error
Received Master-Abort
Signaled System Error
Received Target-Abort
Signaled Target-Abort
DEVSEL Timing
Data Parity Detected
Fast Back-to-Back Capable
66-MHz Capable
0 0 0 0 0
0