- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384443 > HSP50216KI (HARRIS SEMICONDUCTOR) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP50216KI |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196 |
| 封裝： | BGA-196 |
| 文件頁數(shù)： | 30/53頁 |
| 文件大?。?/td> | 561K |
| 代理商： | HSP50216KI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
30
28:24
μ
PZ(4:0). These bits, when set to zero, zero the corresponding read pointer address bits. This allows the pointers to be aliased, i.e.,
multiple filters can access and/or modify the same pointer. They are provided to change filters, coefficients or decimation over a
sequence.
23
Unused, set to 0.
22
TCNO ENsync. If this bit is set, the center frequency is updated on a SYNCI. Redundant. Set to 1.
21:20
RSRVRS(1:0). Set to 01.
19
Beginning/End. This bit selects whether the resampler NCO is updated at the beginning of a FIR computation or at the end of each
FIR output computation. Usually, the resampler will be updated once at the beginning of each resampler computation and this will
be bit set to 1.
1
0
Once at the beginning of the FIR instruction.
At the last tap of each of the instruction’s FIR computations (once per output).
18
RSModeSelect. This bit selects whether the resampler is a phase shifter or a frequency shifter.
0
1
Phase shift.
Frequency shift.
17
RSCO. This bit is provided to force the resampler NCO carry when using the resampler as a phase shifter rather than for a frequency
shift. This bit must be set for phase shifting and cleared for frequency shifting. (The bit is Or-ed with the normal carry.)
16
RS NCO clear phase accumulator feedback on load. When this bit is set, the feedback in the resampler NCO phase accumulator is
zeroed whenever the center frequency word is updated. This forces the NCO to a known phase so the phase of multiple channels
can be aligned.
15
Force NCO load. This bit, when set, zeroes the feedback in the resampler NCO phase accumulator. This is provided for test or to
use the resampler for phase instead of frequency shifting.
14
Enable RS freq offset. This bit, when set, enables the serially loaded resampler offset frequency word. When zero, the offset is
zeroed. To disable the shifting, see IWA register *000h.
13:12
Serial input word size. These bits select the number of bits in the resampler offset frequency word (loaded serially via
SOF/SOFSYNC).
00
01
10
11
8 bits
16 bits
24 bits
32 bits
11:0
FIFODelay. A FIFO is provided at the output of the filter compute engine to smooth the sample spacing when using the resampler
or interpolation FIRs. In these filters, the outputs can be produced in bursts or with gaps. The FIFO takes the samples in and outputs
them based on a counter timeout. If the FIFO is empty and the counter is at its terminal count (hold state), the data is passed through
and the counter is reloaded. If the counter is not at terminal count, the data is held in the FIFO until the counter times out. The FIFO
can hold up to 4 samples. The delay is programmed in clock periods. The value programmed is one less than the number of clocks
of delay. Set to 0 for a delay of one (fall through). The delay should be programmed to slightly less then the desired spacing to prevent
overflow.
TABLE 11. FILTER COMPUTE ENGINE/RESAMPLER CONTROL REGISTER (IWA = *00Ah) (Continued)
P(15:0)
FUNCTION
TABLE 12. FILTER START OFFSET REGISTER (IWA = *00Bh)
P(15:0)
FUNCTION
13:9
RAM Instruction number to which the offset is applied. 0-31. Aliasing applies. Used for polyphase filters.
8:0
Amount of offset. Offsets the data RAM address for filter #n. This is used to offset the channels from each other when breaking the
processing up among multiple channels for polyphase filters. For example, four channels can receive the same data at 8 MSPS, filter
and decimate by 8 to output at 1MHz. If the computations are offset by 2 samples each, then the outputs of the four channels can
be multiplexed together to get an output sample rate of 4MSPS. With a 64MSPS clock, the composite filter could have more than
100 taps where a single channel would only be capable of around 24 taps at a 4MHz output.
EXCEPT IN VERY RARE CIRCUMSTANCES, THIS VALUE SHOULD BE A NEGATIVE NUMBER.
HSP50216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50307SC | Burst QPSK Modulator |
| HSP50307EVAL1 | 2.0GHz to 2.7GHz DownConverter |
| HSP50415 | Wideband Programmable Modulator(寬帶可編程調(diào)制器) |
| HSR312 | PHOTOVOLTAIC SOLID-STATE RELAY OPTOCOUPLERS |
| HSR312L | PHOTOVOLTAIC SOLID-STATE RELAY OPTOCOUPLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50216KIZ | 功能描述:上下轉(zhuǎn)換器 MULTI-CH PROGRAM CONV BGA PKG IND RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50306 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306 WAF | 制造商:Intersil Corporation 功能描述: |
| HSP50306_04 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306SC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。