I2C general call st" />
參數(shù)資料
型號(hào)： EVAL-ADUC7023QSPZ1
廠商： Analog Devices Inc
文件頁數(shù)： 61/96頁
文件大小： 0K
描述： BOARD EVAL FOR ADUC7023
標(biāo)準(zhǔn)包裝： 1
系列： QuickStart™ PLUS 套件
類型： MCU
適用于相關(guān)產(chǎn)品： ADuC7023
所含物品： 板
ADuC7023
Data Sheet
| Page 64 of 96
Bit
Name
Description
4
I2CGCCLR
I2C general call status and ID clear bit.
Writing a 1 to this bit clears the general call status and ID bits in the I2CxSSTA register.
This bit is cleared at all other times.
3
I2CHGCEN
I2C hardware general call enable. Hardware general call enable. When this bit and Bit 2 are set, and having
received a general call (Address 0x00) and a data byte, the device checks the contents of the I2CxALT against
the receive register. If the contents match, the device has received a hardware general call. This is used if a
device needs urgent attention from a master device without knowing which master it needs to turn to. This is a
broadcast message to all master devices on the bus. The ADuC7023 watches for these addresses. The device
that requires attention embeds its own address into the message. All masters listen, and the one that can
handle the device contacts its slave and acts appropriately. The LSB of the I2CxALT register should always be
written to 1, as per the I2C January 2000 bus specification.
This bit and I2CGCEN are set to enable hardware general call recognition in slave mode.
This bit is cleared to disable recognition of hardware general call commands.
2
I2CGCEN
I2C general call enable. This bit is set to enable the slave device to acknowledge an I2C general call, Address
0x00 (write). The device then recognizes a data bit. If it receives a 0x06 (reset and write programmable part of
the slave address by hardware) as the data byte, the I2C interface resets as per the I2C January 2000 bus
specification. This command can be used to reset an entire I2C system. If it receives a 0x04 (write programmable part
of the slave address by hardware) as the data byte, the general call interrupt status bit sets on any general call.
The user must take corrective action by reprogramming the device address.
This bit is set to allow the slave acknowledge I2C general call commands.
This bit is cleared to disable recognition of general call commands.
1
ADR10EN
I2C 10-bit address mode.
This bit is set to 1 to enable 10-bit address mode.
This bit is cleared to 0 to enable normal address mode.
0
I2CSEN
I2C slave enable bit.
This bit is set by user to enable I2C slave mode.
This bit is cleared by the user to disable I2C slave mode.
I2C Slave Status Registers, I2CxSSTA
Name:
I2C0SSTA, I2C1SSTA
Address:
0xFFFF082C, 0xFFFF092C
Default value:
0x0000, 0x0000
Access:
Read/write
Function:
These 16-bit MMRs are the I2C status registers in slave mode.
Rev. E
相關(guān)PDF資料
PDF描述
AIUR-10-182K INDUCTOR POWER 1800UH 10% T/H
EYM15DRSD CONN EDGECARD 30POS DIP .156 SLD
V300C3V3C50B CONVERTER MOD DC/DC 3.3V 50W
AIUR-06-271K INDUCTOR POWER 270UH 10% T/H
EGM15DRSD CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADuC7023QSPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler
EVALADUC7023QSPZU1 制造商:Analog Devices 功能描述:
EVAL-ADUC7024QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7024QS-U2 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk
EVAL-ADUC7024QS-U3 制造商:Analog Devices 功能描述:ARM7 ADUC7024 QUICKSTART DEV KIT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*