I2C Address 1 Registers, I2CxADR1 Name: I2C0" />
參數(shù)資料
型號： EVAL-ADUC7023QSPZ1
廠商： Analog Devices Inc
文件頁數(shù)： 60/96頁
文件大小： 0K
描述： BOARD EVAL FOR ADUC7023
標(biāo)準(zhǔn)包裝： 1
系列： QuickStart™ PLUS 套件
類型： MCU
適用于相關(guān)產(chǎn)品： ADuC7023
所含物品： 板
Data Sheet
ADuC7023
| Page 63 of 96
I2C Address 1 Registers, I2CxADR1
Name:
I2C0ADR1, I2C1ADR1
Address:
0xFFFF081C , 0xFFFF091C
Default value: 0x00
Access:
Read/write
Function:
These 8-bit MMRs are used in 10-bit
addressing mode only. These registers contain
the least significant byte of the address.
Table 70. I2CxADR1 MMR in 10-Bit Address Mode
Bit
Name
Description
7 to 0
I2CLADR
These bits contain ADDR[7:0] in 10-bit
address mode.
I2C Master Clock Control Register, I2CxDIV
Name:
I2C0DIV, I2C1DIV
Address:
0xFFFF0824, 0xFFFF0924
Default value: 0x1F1F
Access:
Read/write
Function:
These MMRs control the frequency of the I2C
clock generated by the master on to the SCL
pin. For further details, see the I2C initial section.
Table 71. I2CxDIV MMR
Bit
Name
Description
15 to 8
DIVH
These bits control the duration of the high
period of SCL.
7 to 0
DIVL
These bits control the duration of the low
period of SCL.
I2C Slave Registers
I2C Slave Control Registers, I2CxSCON
Name:
I2C0SCON, I2C1SCON
Address:
0xFFFF0828, 0xFFFF0928
Default value: 0x0000
Access:
Read/write
Function:
These 16-bit MMRs configure the I2C
peripheral in slave mode.
Table 72. I2CxSCON MMR Bit Designations
Bit
Name
Description
15 to 11
Reserved bits.
10
I2CSTXENI
Slave transmit interrupt enable bit.
This bit is set to enable an interrupt after a slave transmits a byte.
This bit clears this interrupt source.
9
I2CSRXENI
Slave receive interrupt enable bit.
This bit is set to enable an interrupt after the slave receives data.
This bit clears this interrupt source.
8
I2CSSENI
I2C stop condition detected interrupt enable bit
This bit is set to enable an interrupt on detecting a stop condition on the I2C bus.
This bit clears this interrupt source.
7
I2CNACKEN
I2C no acknowledge enable bit.
This bit is set to no acknowledge the next byte in the transmission sequence.
This bit is cleared to let the hardware control the acknowledge/no acknowledge sequence.
6
I2CSSEN
I2C slave SCL stretch enable bit.
This bit is set to 1 to enable clock stretching. When SCL is low, setting this bit forces the device to hold SCL low
until I2CSSEN is cleared. If SCL is high, setting this bit forces the device to hold SCL low after the next falling edge.
This bit is cleared to disable clock stretching.
5
I2CSETEN
I2C early transmit interrupt enable bit.
This bit is set to enable a transmit request interrupt just after the positive edge of SCL during the read bit
transmission.
This bit is cleared to enable a transmit request interrupt just after the negative edge of SCL during the read bit
transmission.
Rev. E
相關(guān)PDF資料
PDF描述
AIUR-10-182K INDUCTOR POWER 1800UH 10% T/H
EYM15DRSD CONN EDGECARD 30POS DIP .156 SLD
V300C3V3C50B CONVERTER MOD DC/DC 3.3V 50W
AIUR-06-271K INDUCTOR POWER 270UH 10% T/H
EGM15DRSD CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADuC7023QSPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler
EVALADUC7023QSPZU1 制造商:Analog Devices 功能描述:
EVAL-ADUC7024QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7024QS-U2 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk
EVAL-ADUC7024QS-U3 制造商:Analog Devices 功能描述:ARM7 ADUC7024 QUICKSTART DEV KIT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*