- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15530 > EVAL-ADUC7023QSPZ1 (Analog Devices Inc)BOARD EVAL FOR ADUC7023 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC7023QSPZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/96頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADUC7023 |
| 標準包裝： | 1 |
| 系列： | QuickStart™ PLUS 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC7023 |
| 所含物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
Data Sheet
ADuC7023
| Page 45 of 96
mode only. In 0-to-VREF mode (with VREF < AVDD), the lower
nonlinearity is similar. However, the upper portion of the transfer
function follows the ideal line right to the end (VREF in this case,
not AVDD), showing no signs of endpoint linearity errors.
08675-
027
AVDD
AVDD – 100mV
100mV
0x00000000
0x0FFF0000
Figure 33. Endpoint Nonlinearities Due to Amplifier Saturation
The endpoint nonlinearities conceptually illustrated in Figure 33
get worse as a function of output loading. Most of the ADuC7023
data sheet specifications assume a 5 k resistive load to ground
at the DAC output. As the output is forced to source or sink more
current, the nonlinear regions at the top or bottom of Figure 33
become larger, respectively. With larger current demands, this
can significantly limit output voltage swing.
References to ADC and the DACs
ADC and DACs can be configured to use internal VREF or an
external reference as a reference source. Internal VREF must
work with an external 0.47 F capacitor. Note that if an external
reference is used, the DACs will no longer meet offset and gain
specifications. If an external reference is required for the ADC,
then the DACs should be configured to use the 0 to AVDD range.
Table 42. Reference Source Selection for ADC and DAC
REFCON Bit 0
DACxCON[1:0]
Description
0
00
ADC works with external
reference. DACs power down.
0
01
Reserved.
0
10
Reserved.
0
11
ADC works with external
reference. DACs work with
internal AVDD.
1
00
ADC works with internal
VREF. DACs power down.
1
01
ADC and DACs work with an
external reference. The
external reference must be
capable of overdriving the
internal reference.
1
10
ADC and DACs work with
internal VREF
1
11
ADC works with internal VREF.
DACs work with internal AVDD.
Configuring DAC Buffers in Op Amp Mode
In op amp mode, the DAC output buffers are used as an op amp
with the DAC itself disabled.
If DACBCFG Bit 0 is set, ADC0 is the positive input to the op
amp, ADC1 is the negative input, and DAC0 is the output. In
this mode, the DAC should be powered down by clearing Bit 0
and Bit 1 of DAC0CON.
If DACBCFG Bit 1 is set, ADC2 is the positive input to the op
amp, ADC3 is the negative input, and DAC1 is the output. In
this mode, the DAC should be powered down by clearing Bit 0
and Bit 1 of DAC1CON.
If DACBCFG Bit 2 is set, ADC4 is the positive input to the op
amp, ADC5 is the negative input, and DAC2 is the output. In
this mode, the DAC should be powered down by clearing Bit 0
and Bit 1 of DAC2CON.
If DACBCFG Bit 3 is set, ADC8 is the positive input to the op
amp, ADC9 is the negative input, and DAC3 is the output. In
this mode, the DAC should be powered down by clearing Bit 0
and Bit 1 of DAC3CON.
DACBCFG Register
Name:
DACBCFG
Address:
0xFFFF0654
Default value:
0x00
Access:
Read/write
Table 43. DACBCFG MMR Bit Designations
Bit
Description
7 to 4
Reserved. Always set to 0.
3
This bit is set to 1 to configure DAC3 output
buffer in op amp mode.
This bit is cleared for the DAC buffer to operate
as normal.
2
This bit is set to 1 to configure DAC2 output
buffer in op amp mode.
This bit is cleared for the DAC buffer to operate
as normal.
1
This bit is set to 1 to configure DAC1 output
buffer in op amp mode.
This bit is cleared for the DAC buffer to operate
as normal.
0
This bit is set to 1 to configure DAC0 output
buffer in op amp mode.
This bit is cleared for the DAC buffer to operate
as normal.
Rev. E
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AIUR-10-182K | INDUCTOR POWER 1800UH 10% T/H |
| EYM15DRSD | CONN EDGECARD 30POS DIP .156 SLD |
| V300C3V3C50B | CONVERTER MOD DC/DC 3.3V 50W |
| AIUR-06-271K | INDUCTOR POWER 270UH 10% T/H |
| EGM15DRSD | CONN EDGECARD 30POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADuC7023QSPZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler |
| EVALADUC7023QSPZU1 | 制造商:Analog Devices 功能描述: |
| EVAL-ADUC7024QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7024QS-U2 | 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk |
| EVAL-ADUC7024QS-U3 | 制造商:Analog Devices 功能描述:ARM7 ADUC7024 QUICKSTART DEV KIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。