- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1891 > AD6623ASZ (Analog Devices Inc)IC TSP 4CHAN 104MSPS 128MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6623ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 45/48頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TSP 4CHAN 104MSPS 128MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 傳輸信息處理器 |
| 接口： | 串行 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤(pán) |
| 安裝類(lèi)型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
REV. A
–6–
AD6623
MICROPROCESSOR PORT TIMING CHARACTERISTICS1, 2
Test
AD6623AS
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM Write Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
4.5
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tHWR
WR(RW) to RDY(DTACK) Hold Time
Full
IV
8.0
ns
tSAM
Address/Data to
WR(RW) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RDY(
DTACK) Hold Time
Full
IV
2.0
ns
tDRDY
WR(RW) to RDY(DTACK) Delay
Full
IV
4.0
ns
tACC
WR(RW) to RDY(DTACK) High Delay
Full
IV
4
× t
CLK
5
× t
CLK
9
× t
CLK
ns
MODE INM Read Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
4.5
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tSAM
Address to
RD(DS) Setup Time
Full
IV
3.0
ns
tHAM
Address to Data Hold Time
Full
IV
2.0
ns
tZOZ
Data Three-State Delay
Full
IV
ns
tDD
RDY(
DTACK) to Data Delay
Full
IV
ns
tDRDY
RD(DS) to RDY(DTACK) Delay
Full
IV
4.0
ns
tACC
RD(DS) to RDY(DTACK) High Delay
Full
IV
8
× t
CLK
10
× t
CLK 13
× t
CLK
ns
MICROPROCESSOR PORT, MOTOROLA (MODE = 1)
MODE MNM Write Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
4.5
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tHRW
RW(
WR) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address/Data to RW(
WR) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RW(
WR) Hold Time
Full
IV
2.0
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
ns
tACC
RW(
WR) to DTACK(RDY) Low Delay
Full
IV
4
× tCLK 5 × tCLK 9 × tCLK
ns
MODE MNM Read Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
4.0
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address to
DS(RD) Setup Time
Full
IV
3.0
ns
tHAM
Address to Data Hold Time
Full
IV
2.0
ns
tZD
Data Three-State Delay
Full
IV
ns
tDD
DTACK(RDY) to Data Delay
Full
IV
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
ns
tACC
DS(RD) to DTACK(RDY) Low Delay
Full
IV
8
× t
CLK
10
× t
CLK 13
× t
CLK
ns
NOTES
1All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs (unless otherwise specified).
3Specification pertains to control signals: RW, (
WR), DS, (RD), CS.
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6641BCPZRL7-500 | IC IF RCVR 11BIT 200MSPS 56LFCSP |
| AD664BJ | IC DAC 12BIT QUAD MONO 44-JLCC |
| AD667BD | IC DAC 12BIT W/BUFF LTCH 28-CDIP |
| AD669BN | IC DAC 16BIT MONO VREF 28-DIP |
| AD693AE | IC SGNL COND 4-20MA TX 20-CLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6623BC/PCB | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623S/PCB | 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk |
| AD6624 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624A | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。