參數(shù)資料
型號(hào)： AD6623ASZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 21/48頁(yè)
文件大?。?/td> 0K
描述： IC TSP 4CHAN 104MSPS 128MQFP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 傳輸信息處理器
接口： 串行
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-MQFP（14x20）
包裝： 托盤
安裝類型： 表面貼裝
REV. A
AD6623
–28–
denominator, the spurs due to amplitude truncation will be large
and amplitude dither will spread these spurs effectively. Amplitude
dither also will increase the total error energy by approximately
3 dB. For this reason amplitude dither should be used judiciously.
Phase Offset
The phase offset (Channel Register 0xn04) adds an offset to the
phase accumulator of the NCO. This is a 16-bit register that is
interpreted as a 16-bit unsigned integer. Phase offset ranges
from 0 to nearly 2
radians with a resolution of /32768 radians.
This register allows multiple NCOs to be synchronized to produce
sine waves with a known phase relationship.
NCO Frequency Update and Phase Offset Update Hold-Off
Counters
The update of both the NCO frequency and phase offset can be
synchronized with internal Hold-Off counters. Both of these counters
are 16-bit unsigned integers and are clocked at the master CLK
rate. These Hold-Off counters used in conjunction with the fre-
quency or phase offset registers, allow beam forming and frequency
hopping. See the Synchronization section of the data sheet for
additional details. The NCO phase can also be cleared on Sync
(set to 0x0000) by setting Bit 2 of Channel Register 0xn01 high.
NCO Control Scale
The output of the NCO can be scaled in four steps of 6 dB each via
Channel Register 0xn01, Bits 1–0. Table XV show a breakdown
of the NCO Control Scale. The NCO always has loss to
accommodate the possibility that both the I and Q inputs may
reach full-scale simultaneously, resulting in a 3 dB input magnitude.
Table XV. NCO Control Scale
0xn01 Bit 1
0xn01 Bit 0
NCO Output Level
00
–6 dB (no attenuation)
01
–12 dB attenuation
10
–18 dB attenuation
11
–24 dB attenuation
SUMMATION BLOCK
The Summation Block of the AD6623 serves to combine the
outputs of each channel to create a composite multicarrier signal.
The four channels are summed together and the result is then
added with the 18-bit Wideband Input Bus (IN[17:0]). The final
summation is then driven on the 18-bit Wideband Output Bus
(OUT[17:0]) on the rising edge of the high speed clock. If the
OEN input is low then this output bus is three-stated. If the OEN
input is high then this bus will be driven by the summed data.
The OEN is active high to allow the Wideband Output Bus to
be connected to other busses without using extra logic. Most other
busses (like 374 type registers) require a low output enable, which is
opposite of the AD6623 OEN, thus eliminating extra circuitry.
Dual 18-Bit Output Configuration
The wideband parallel input IN[17:0] is defined as bidirectional,
to support dual parallel outputs. Each parallel output produces
the sum of two of the four internal TSPs and AD6623 that can
drive two DACs. Channels are added in pairs (A + B), (C + D)
as shown in Figure 34.
CHANNELS
A + B
OUT
[17:0]
IN/OUT
[17:0]
CHANNELS
C + D
14-BIT
DAC
14-BIT
DAC
AD6623
Figure 34. AD6623 Driving Two DACs
Output Data Format
The Wideband Output Bus may be interpreted as a two’s comple-
ment number or as an offset binary number as defined by Bit 1 of
the Summation Mode Control Register at address 0x000. When
this bit is high, then the Wideband Output is in two’s complement
mode and when it is low it is configured for offset binary output
data. Offset binary data format is used when driving an offset
binary DAC or test equipment, etc., that can accept offset binary.
The two’s complement mode should be used in the following
circumstances:
When driving a DAC that accepts two’s complement data
When driving another AD6623 in cascade mode
When driving test equipment, FIFO memory, etc. that can
accept two’s complement data format
Output Clip Detection
The MSB (Bit 17) of the Wideband Output Bus is typically used
as a guard bit for the purpose of clipping the wideband output
bus when Bit 0 of the Summation Mode Control Register at
address 0x000 is high. If clip detection is enabled then Bit 17 of
the output bus is not used as a data bit. Instead, Bit 16 will
become the MSB and is connected to the MSB of the DAC.
Configuring the DAC in this manner gives the summation block a
gain of 0 dB. When clip detection is not enabled and Bit 17 is used
as a data bit then the summation block will have a gain of –6.02 dB.
There are two data output modes. The first is offset binary. This
mode is used only when driving offset binary DACs. Two’s comple-
ment mode may be used in one of two circumstances. The first
is when driving a DAC that accepts two’s complement data.
The second is when driving another AD6623 in cascade mode.
When clipping is enabled, the two’s complement mode output bus
will clip to 0x2FFFF for output signals more positive than the
output can express and it will clip to 0x3000 for signals more
negative than the output can express. In offset binary mode the
output bus will clip to 0x3FFFF for output signals more positive
than the output can express and it will clip to 0x2000 for signals
more negative than the output can express.
Cascading Multiple AD6623s
The Wideband Input is always interpreted as an 18-bit two’s
complement number and is typically connected to the Wideband
Output Bus of another AD6623 in order to send more than four
carriers to a single DAC. The Output Bus of the preceding
AD6623 should be configured in two’s complement mode and clip
detection disabled. The 18-bit resolution insures that the noise
and spur performance of the wideband data stream does not
become the limiting factor as large numbers of carriers are summed.
There is a two-clock cycle latency from the Wideband Input Bus
to the Wideband Output Bus. This latency may be calibrated out
of the system by use of the Start Hold-Off counter. The preceding
AD6623 in a cascaded chain can be started two CLK cycles before
the following AD6623 is started and the data from each AD6623
will arrive at the DAC on the same clock cycle. In systems where the
individual signals are not correlated, this is usually not necessary.
相關(guān)PDF資料
PDF描述
AD6641BCPZRL7-500 IC IF RCVR 11BIT 200MSPS 56LFCSP
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
AD693AE IC SGNL COND 4-20MA TX 20-CLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6623BC/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
AD6623PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
AD6623S/PCB 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk
AD6624 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
AD6624A 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*