參數(shù)資料
| 型號： | AD6623ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/48頁 |
| 文件大小： | 0K |
| 描述： | IC TSP 4CHAN 104MSPS 128MQFP |
| 標準包裝： | 1 |
| 應用： | 傳輸信息處理器 |
| 接口： | 串行 |
| 封裝/外殼： | 128-BFQFP |
| 供應商設備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
REV. A
AD6623
–37–
Channel Function Registers (continued)
Internal Address
Bit
AD6622 Compatible Description
AD6623 Extensions Description
0x105
17–16
Reserved
Ch. A Phase Sync Select
2
00: Sync0 (See 0x001 Beam)
01: Sync1
10: Sync2
11: Sync3
15–0
Ch. A NCO Phase Offset Update Hold–off Counter
2
No Change
0x106
7–5
Reserved
No Change
4–0
Ch. A CIC Scale, SCIC
No Change
0x107
8–0
Reserved
Ch. A CIC2 Decimation, M2 –1
0x108
11–8
Reserved
Ch. A CCI2 Interpolation, L2 –1, extended
7–0
Ch. A C1C2 Interpolation, L2 –1
No Change
0x109
7–0
Ch. A C1C5 Interpolation, L5 –1
No Change
0x10A
15–8
Reserved
Ch. A RCF TapsB, NRCF – 1 (8 bits)
2
7Reserved
Ch. A RCF TapsA, NRCF – 1 (new MSB)
3
6–0
Ch. A RCF TapsA, NRCF – 1 (7 bits)
2
No Change
3
0x10B
7
Reserved
Ch. A RCF Coef Offset, ORCF (new MSB)
3
6–0
Ch. A RCF Coefficient Offset, ORCF (7 bits)
2
No Change
3
0x10C
15–10
Unused
Reserved
9
Unused
Ch. A Compact FIR Input Word Length
0: 16 bits—8 I followed by 8 Q
1: 24 bits—12 I followed by 12 Q
8
Unused
Ch. A RCF PRBS Enable
7Ch. A PRBS Length
2
Ch. A RCF PRBS Length
2
0: 15
1: 8,388,607
6Ch. A RCF PRBS Enable
Ch. A RCF Mode Select (1 of 3)
3
5Ch. A RCF Mode Select (1 of 2)
2
Ch. A RCF Mode Select (2 of 3)
3
4Ch. A RCF Mode Select (2 of 2)
2
Ch. A RCF Mode Select (3 of 3)
3
00: FIR
000: FIR
01: FIR
001:
/4–DQPSK
10: QPSK
010: GMSK
11: MSK
011: MSK
100: FIR, Compact Input Resolution
101: 8–PSK
110: 3
π/8–8PSK
111: QPSK
3–0
Ch. A RCF (Taps per Phase) –1
2
No Change
3
0x10D
7–6
Ch. A RCF Coarse Scale (a)
No Change
3
00: 0 dB
01: –6 dB
10: –12 dB
11: –18 dB
5Ch. A RCF Phase EQ Enable
No Change
4–0
Ch. A Serial Clock Divisor (2, 4, …64)
Ch. A Serial Clock Divisor (1, 2,…32)
0x10E
15
Ch. A Serial Fine Scale Factor Enable
Ch. A Unsigned Scale Factor
3
This is extended to allow values in the
range (0–2).
14–2
Ch. A RCF Unsigned Scale Factor
3
No Change
3
1–0
Reserved
0x10F
17–16
Unused
Ch. A Time Slot Sync Select
00: Sync0 (See 0x001 Beam)
01: Sync1
10: Sync2
11: Sync3
15–0
Ch. A RCF Scale Hold–Off Counter
2
The counter is unchanged, but instead of
just scale update, when the counter hits one,
the following sequence is initiated:
1. Ramp Down (if Ramp is enabled)
2. Update RCF Mode Select registers
marked with “2”.
3. Ramp Up (if Ramp is enabled)
相關PDF資料 |
PDF描述 |
|---|---|
| AD6641BCPZRL7-500 | IC IF RCVR 11BIT 200MSPS 56LFCSP |
| AD664BJ | IC DAC 12BIT QUAD MONO 44-JLCC |
| AD667BD | IC DAC 12BIT W/BUFF LTCH 28-CDIP |
| AD669BN | IC DAC 16BIT MONO VREF 28-DIP |
| AD693AE | IC SGNL COND 4-20MA TX 20-CLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD6623BC/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623S/PCB | 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk |
| AD6624 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
發(fā)布緊急采購，3分鐘左右您將得到回復。