from 0 Hz to 7.68 MHz (fIN LRCF
參數(shù)資料
型號： AD6623ASZ
廠商： Analog Devices Inc
文件頁數(shù)： 38/48頁
文件大?。?/td> 0K
描述： IC TSP 4CHAN 104MSPS 128MQFP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 傳輸信息處理器
接口： 串行
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-MQFP（14x20）
包裝： 托盤
安裝類型： 表面貼裝
REV. A
AD6623
–43–
from 0 Hz to 7.68 MHz (fIN
LRCF/NTSP). The composite RCF
and CIC frequency response is shown in Figure 44, on the same
frequency scale. This figure demonstrates a good approximation
to a root-raised-cosine with a roll-off factor of 0.22, a passband
ripple of 0.1 dB, and a stopband ripple better than –70 dB until
the lobe of the first image which peaks at –60 dB about 7.68 MHz
from the carrier center. This lobe could be reduced by shifting
more of the interpolation towards the RCF, but that would
sacrifice near in performance. As shown, the first image can be
easily rejected by an analog filter further up the signal path.
Scaling must be considered as normal with an interpolation
factor of L, to guarantee no overflow in the RCF, CIC, or NCOs.
The output level at the summation port should be calculated
using an interpolation factor of L/NTSP.
Programming Multiple TSPs
Configuring the TSPs for de-interleaved operation is straight
forward. All the Channel Registers and the CMEM of each TSP
are programmed identically, except the Start Hold-Off Counters
and NCO Phase Offset.
In order to separate the input timing to each TSP, the Hold-Off
Counters must be used to start each TSP successively in response
to a common Start SYNC. The Start SYNC may originate from the
SYNC pin or the Microport. Each subsequent TSP must have a
Hold-Off Counter value L/NTSP larger than its predecessor’s. If the
TSPs are located on cascaded AD6623s, the Hold-Off Counters of
the upstream device should be incremented by an additional one.
In the UMTS example, L = 80 and NTSP = 4, so to respond as
quickly as possible to a Start SYNC, the Hold-Off Counter
values should be 1, 21, 41, and 61.
Driving Multiple TSP Serial Ports
When configured properly, the AD6623 will drive each SDFO
out of phase. Each new piece of data should be driven only into
the TSP that pulses its SDFO pin at that time.
In the UMTS example in Figure 41, L = 80 and NTSP = 4, so each
serial port need only accept every fourth input sample. Each
serial port is shifting at peak capacity, so sample 1, 2, and 3 begin
shifting into Serial Ports B, C, and D before sample 0 is com-
pleted into Serial Port A.
SDFOA
SDFOB
SDFOC
SDFOD
04
15
2
7
6
3
Figure 41. UMTS Example
COEFFICIENT
1.0
0.5
05
MA
GNITUDE
10
0.0
15
20
25
30
35
40
Figure 42. Typical Impulse Response for WBCDMA
(Wide-Band Code Division Multiple Access)
RAM
COEF
FILTER
CIC
NCO
SUMMATION
BLOCK
CIC
NCO
CIC
NCO
CIC
NCO
DATA
RE-FORMATTER
DAC
RAM
COEF
FILTER
RAM
COEF
FILTER
RAM
COEF
FILTER
76.8 MSAMPLES/SEC
76.8MSPS
9.6MSPS
0.96
MCPS
0.96
MCPS
0.96
MCPS
0.96
MCPS
3.84 MCPS
32
I
Q
I
Q
I
Q
I
Q
COMPLEX SIGNAL 32 BITS (16, I, 16 Q)
REAL OR IMAGINARY SIGNAL
Figure 40. Driving Multiple TSP Serial Ports
相關(guān)PDF資料
PDF描述
AD6641BCPZRL7-500 IC IF RCVR 11BIT 200MSPS 56LFCSP
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
AD693AE IC SGNL COND 4-20MA TX 20-CLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6623BC/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
AD6623PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
AD6623S/PCB 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk
AD6624 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
AD6624A 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*