參數(shù)資料
型號(hào)： AD6623ASZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 37/48頁(yè)
文件大?。?/td> 0K
描述： IC TSP 4CHAN 104MSPS 128MQFP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 傳輸信息處理器
接口： 串行
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-MQFP（14x20）
包裝： 托盤(pán)
安裝類型： 表面貼裝
REV. A
AD6623
–42–
APPLICATIONS
The AD6623 provides considerable flexibility for the control of
the synchronization, relative phasing, and scaling of the individual
channel inputs. Implementation of a multichannel transmitter
invariably begins with an analysis of the output spectrum that
must be generated.
Using the AD6623 to Process UMTS Carriers
The AD6623 may be used to process two UMTS carriers, each
with an output oversampling rate of 24
(i.e., 92.16 MSPS).
The AD6623 configuration used to accomplish this consists of
using two processing channels in parallel to process each UMTS
carrier. Please refer to the Using the AD6623 to Process Two
UMTS Carriers with 24
Oversampling, section.
Digital to Analog Converter (DAC) Selection
The selection of a high performance DAC depends on a number
of factors. The dynamic range of the DAC must be considered
from a noise and spectral purity perspective. The 14-bit AD9772A
is the best choice for overall bandwidth, noise, and spectral purity.
In order to minimize the complexity of the analog interpolation
filter which must follow the DAC, the sample rate of the master
clock is generally set to at least three times the maximum analog
frequency of interest.
In the case where a 15 MHz band of interest is to be up-converted
to RF, the lowest frequency might be 5 MHz and the upper band
edge at 20 MHz (offset from dc to afford the best image reject
filter after the first digital IF). The minimum sample rate would
be set to 65 MSPS.
Consideration must also be given to data rate of the incoming
data stream, interpolation factors, and the clock rate of the DSP.
Multiple TSP Operation
Each of the four Transmit Signal Processors (TSPs) of the AD6623
can adequately reject the interpolation images of narrow band-
width carriers such as AMPS, IS-136, GSM, EDGE, and PHS.
Wider bandwidth carriers such as IS-95 and IMT2000 require a
coordinated effort of multiple processing channels.
This section demonstrates how to coordinate multiple TSPs to
create wider bandwidth channels without sacrificing image
rejection. As an example, a UMTS carrier is modulated using
four TSP channels (an entire AD6623). The same principles
can be applied to different designs using more or fewer TSPs.
This section does not explore techniques for using multiple TSPs
to solve problems other than Serial Port or RCF throughput.
Designing filter coefficients and control settings for de-interleaved
TSPs is no harder than designing a filter for a single TSP. For
example, if four TSPs are to be used, simply divide the input
data rate by four and generate the filter as normal. For any
design, a better filter can always be realized by incrementing the
number of TSPs to be used. When it is time to program the
TSPs, only two small differences must be programmed. First,
each channel is configured with exactly the same filter, scalers,
modes and NCO frequency. Since each channel receives data at
one-quarter the data rate and in a staggered fashion, the Start
Hold-Off Counters must also be staggered (see “Programming
Multiple TSPs” section). Second, the phase offset of each NCO
must be set to match the demultiplexed ratio (in this example).
Thus the phase offset should be set to 90 degrees (16384 which
is one-quarter of a 16-bit register).
Determining the Number of TSPs to Use
There are three limitations of a single TSP that can be overcome
by deinterleaving an input stream into multiple TSPs: Serial Port
bandwidth, the time restriction to the RCF impulse response
length (NRCF), and the DMEM restriction to NRCF.
If the input sample rate is faster than the Serial Port can accept
data, the data can be de-interleaved into multiple Serial Ports.
Recalling from the Serial Port description, the SCLK frequency
(fSCLK) is determined by the equation below. To minimize the
number of processing channels, SCLKdivider should be set as low
as possible to get the highest fSCLK- that the serial data source
can accept.
f
SCLKdivider
SCLK
CLK
=
+ 1
(30)
A minimum of 32 SCLK cycles are required to accept an input
sample, so the minimum number of TSPs (NTSP) due to limited
Serial Port bandwidth is a function of the input sample rate (fIN),
as shown in the equation below.
N
ceil
f
TSP
IN
SCLK
≥
×
32
(31)
For example for a UMTS system, we will assume fCLK = 76.8 MHz,
and the serial data source can drive data at 38.4 Mbps
(SCLKdivider = 0). To achieve fIN = 3.84 MHz, the minimum
NTSP is 3 with a Serial Clock fSCLK = 52 MHz which is a limitation
of the Serial Port (This is TSP channels, not TSP ICs).
Multiple TSPs are also required if the RCF does not have enough
time or DMEM space to calculate the required RCF filter. Recalling
the maximum NTAPS– equation from the RCF description, are
three restrictions to the RCF impulse response length, NRCF.
Time Restriction CMEM Restriction
NL
RCF
≤×
min
1
2
,16
256
(32)
DMEM Restriction
where:
LL
L
M
Nf
f
RCF
CIC
TSP
CLK
IN
=×
×
=
×
5
2
(33)
De-interleaving the input data into multiple TSPs extends the
time restriction and may possibly extend the DMEM restriction,
but will not extend the CMEM restriction. De-interleaving the
input stream to multiple TSPs divides the input sample rate to
each TSP by the number of TSPs used (NTSP). To keep the
output rate fixed, L must be increased by a factor of NCH, which
extends the time restriction. This increase in L may be achieved by
increasing any one or more of LRCF, LCIC5, or LCIC2 within their
normal limits. Achieving a larger L by increasing LRCF instead
of LCIC5 or LCIC2 will relieves the DMEM restriction as well.
In a UMTS example, NTSP = 4, fCLK = 76.8 MHz, and
fIN = 3.84 MHz, resulting in L = 80. Factoring L into LRCF = 10,
LCIC = 8, and LCIC2 = 1 results in a maximum NRCF = 40 due to
the time restriction. Figure 42 shows an example RCF impulse
response which has a frequency response as shown in Figure 43
相關(guān)PDF資料
PDF描述
AD6641BCPZRL7-500 IC IF RCVR 11BIT 200MSPS 56LFCSP
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
AD693AE IC SGNL COND 4-20MA TX 20-CLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6623BC/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
AD6623PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
AD6623S/PCB 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk
AD6624 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
AD6624A 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*