- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1974 > XCF128XFTG64C (Xilinx Inc)IC PROM SRL 128M GATE 64-FTBGA PDF資料下載
參數(shù)資料
| 型號： | XCF128XFTG64C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 9/88頁 |
| 文件大小： | 0K |
| 描述： | IC PROM SRL 128M GATE 64-FTBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 存儲容量： | 128Mb |
| 電源電壓： | 1.7 V ~ 2 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-TBGA |
| 供應(yīng)商設(shè)備封裝： | 64-TFBGA |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 601 (CN2011-ZH PDF) |
| 其它名稱： | 122-1578 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Platform Flash XL High-Density Configuration and Storage Device
DS617 (v3.0.1) January 07, 2010
Product Specification
17
R
The first cycle sets up the Set Configuration Register
command and the address corresponding to the
Configuration Register content.
The second cycle writes the Configuration Register
data and the confirm command.
The Configuration Register data must be written as an
address during the bus write cycles, that is A0 = CR0,
A1 = CR1, …, A15 = CR15. Addresses A16–A22 are
ignored. Read operations output the array content after the
Set Configuration Register command is issued.
The Read Electronic Signature command is required to
read the updated contents of the Configuration Register.
Block Lock Command
The Block Lock command is used to lock a block and
prevent program or erase operations from changing the
contents. All blocks are locked after power-up or reset.
Two Bus Write cycles are required to issue the Block
Lock command:
The first bus cycle sets up the Block Lock command.
The second Bus Write cycle latches the block address
and locks the block.
The lock status can be monitored for each block using the
Read Electronic Signature command. Table 18, page 38
shows the Lock Status after issuing a Block Lock command.
After being set, the Block Lock bits remain set even after a
hardware reset or power-down/power-up. They are cleared
by a Block Unlock command.
Refer to "Block Locking," page 37 for a detailed explanation.
See Figure 43, page 77, for a flowchart for using the Lock
command.
Block Unlock Command
The Block Unlock command is used to unlock a block,
allowing the block to be programmed or erased.
Two Bus Write cycles are required to issue the Block Unlock
command:
The first bus cycle sets up the Block Unlock command.
The second Bus Write cycle latches the block address
and unlocks the block.
The lock status can be monitored for each block using the
Read Electronic Signature command. Table 18, page 38
shows the protection status after issuing a Block Unlock
command.
Refer to the "Block Locking," page 37 for a detailed
explanation and Figure 43, page 77, for a flowchart for
using the Block Unlock command.
Block Lock-Down Command
The Block Lock-Down command is used to lock down a
locked or unlocked block.
A locked-down block cannot be programmed or erased. The
lock status of a locked-down block cannot be changed when
WP is Low (at VIL). When WP is High (at VIH), the Lock-
Down function is disabled, and the locked blocks can be
individually unlocked by the Block Unlock command.
Two Bus Write cycles are required to issue the Block Lock-
Down command:
The first bus cycle sets up the Block Lock-Down
command.
The second Bus Write cycle latches the block address
and locks-down the block.
The lock status can be monitored for each block using the
Read Electronic Signature command.
Locked-Down blocks revert to the Locked (and not Locked-
Down) state when the device is reset on power-down.
Table 18 shows the Lock Status after issuing a Block Lock-
Down command.
Refer to "Block Locking", for a detailed explanation and
Figure 43, for a flowchart for using the Lock-Down command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCF32PFS48C | IC PROM SRL 1.8V 32M 48CSBGA |
| XCR3256XL-7CS280C | IC CPLD 256MCELL 3.3V HP 280CSP |
| XCS10-3VQG100C | IC FPGA 5V C-TEMP 100-VQFP |
| XCV600E-8HQ240C | IC FPGA 1.8V C-TEMP 240-HQFP |
| XCV812E-8FG900C | IC FPGA 1.8V C-TEMP 900-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF128XFTG64CES | 制造商:Xilinx 功能描述: |
| XCF12-L4Z1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-L4Z1 |
| XCF12-S1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-S1 |
| XCF13-S1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF13-S1 |
| XCF16P | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。