
Chapter 1 MC9S12XF-Family Reference Manual
MC9S12XF - Family Reference Manual, Rev.1.19
72
Freescale Semiconductor
Table 1-13. Interrupt Vector Locations (Sheet 1 of 4)
Vector Address(1)
XGATE
Channel ID(2)
Interrupt Source
CCR
Mask
Local Enable
$FFFE
—
System reset or illegal access reset
None
$FFFC
—
Clock monitor reset
None
PLLCTL (CME, SCME)
$FFFA
—
COP watchdog reset
None
COP rate select
Vector base + $F8
—
Unimplemented instruction trap
None
Vector base+ $F6
—
SWI
None
Vector base+ $F4
—
XIRQ
X Bit
None
Vector base+ $F2
—
IRQ
I bit
IRQCR (IRQEN)
Vector base+ $F0
$78
Real time interrupt
I bit
CRGINT (RTIE)
Vector base+ $EE
$77
Enhanced capture timer channel 0
I bit
TIE (C0I)
Vector base + $EC
$76
Enhanced capture timer channel 1
I bit
TIE (C1I)
Vector base+ $EA
$75
Enhanced capture timer channel 2
I bit
TIE (C2I)
Vector base+ $E8
$74
Enhanced capture timer channel 3
I bit
TIE (C3I)
Vector base+ $E6
$73
Enhanced capture timer channel 4
I bit
TIE (C4I)
Vector base+ $E4
$72
Enhanced capture timer channel 5
I bit
TIE (C5I)
Vector base + $E2
$71
Enhanced capture timer channel 6
I bit
TIE (C6I)
Vector base+ $E0
$70
Enhanced capture timer channel 7
I bit
TIE (C7I)
Vector base+ $DE
$6F
Enhanced capture timer overow
I bit
TSRC2 (TOF)
Vector base+ $DC
$6E
Pulse accumulator A overow
I bit
PACTL (PAOVI)
Vector base + $DA
$6D
Pulse accumulator input edge
I bit
PACTL (PAI)
Vector base + $D8
$6C
SPI0
I bit
SPI0CR1 (SPIE, SPTIE)
Vector base+ $D6
$6B
SCI0
I bit
SCI0CR2
(TIE, TCIE, RIE, ILIE)
Vector base + $D4
$6A
SCI1
I bit
SCI1CR2
(TIE, TCIE, RIE, ILIE)
Vector Base + $D2
Reserved
Vector base + $D0
$68
ATD
I bit
ATDCTL2 (ASCIE)
Vector Base + $CE
Reserved
Vector Base + $CC
Reserved
Vector base + $CA
$65
Modulus down counter underow
I bit
MCCTL (MCZI)
Vector base + $C8
$64
Pulse accumulator B overow
I bit
PBCTL (PBOVI)
Vector base + $C6
$63
CRG PLL lock
I bit
CRGINT (LOCKIE)
Vector base + $C4
$62
CRG self-clock mode
I bit
CRGINT (SCMIE)
Vector base + $C2
$61
CGM IPLL change of lock
I bit
CGMFLG (LOCKIE
)
Vector base + $C0
Reserved
Vector base + $BE
$5F
SPI1
I bit
SPI1CR1 (SPIE, SPTIE)