
Chapter 1 MC9S12XF-Family Reference Manual
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
75
1.6.3
Effects of Reset
When a reset occurs, MCU registers and control bits are initialized. Refer to the respective block
descriptions for register reset states.
On each reset, the Flash module executes a reset sequence to load Flash conguration registers and
initialize the buffer RAM EEE partition, if required.
1.6.3.1
Flash Conguration Reset Sequence Phase (Core Hold Phase)
On each reset, the Flash module will hold CPU activity while loading Flash module registers and
conguration from the Flash memory. The duration of this phase is given as tRST in the device electrical
parameter specication. If double faults are detected in the reset phase, Flash module protection and
security may be active on leaving reset. This is explained in more detail in the Flash (FTM) module section.
1.6.3.2
EEE Reset Sequence Phase (Core Active Phase)
During this phase of the reset sequence (following on from the core hold phase) the CPU can execute
instructions while the FTM initialization completes and, if congured for EEE operation, the EEE RAM
is loaded with valid data from the D-Flash EEE partition. Completion of this phase is indicated by the
CCIF ag in the FTM FSTAT register becoming set. If the CPU accesses any EEE RAM location before
the CCIF ag is set, the CPU is stalled until the FTM reset sequence is complete and the EEE RAM data
is valid. Once the CCIF ag is set, indicating the end of this phase, the EEE RAM can be accessed without
impacting the CPU and FTM commands can be executed.
1.6.3.3
Reset While Flash Command Active
If a reset occurs while any Flash command is in progress, that command will be immediately aborted. The
state of the word being programmed or the sector/block being erased is not guaranteed.
1.6.3.4
I/O Pins
Refer to the PIM block description for reset congurations of all peripheral module ports.
Vector base + $16
—
XGATE software error interrupt
None
Vector base + $14
—
MPU Access Error
None
Vector base + $12
—
System Call Interrupt (SYS)
—
None
Vector base + $10
—
Spurious interrupt
—
None
1. 16 bits vector address based
2. For detailed description of XGATE channel ID refer to XGATE Block Guide
Table 1-13. Interrupt Vector Locations (Sheet 4 of 4)
Vector Address(1)
XGATE
Channel ID(2)
Interrupt Source
CCR
Mask
Local Enable