
Chapter 13 FlexRay Communication Controller (FLEXRAY)
MC9S12XF - Family Reference Manual, Rev.1.19
490
Freescale Semiconductor
13.5.2.17 Message Buffer Interrupt Vector Register (MBIVEC)
This register indicates the lowest numbered receive message buffer and the lowest numbered transmit
message buffer that have their interrupt status ag MBIF and interrupt enable MBIE bits asserted. This
means that message buffers with lower message buffer numbers have higher priority.
3
SPL_EF
Static Payload Length Error Flag — This ag is set if the payload length written into the message buffer header
eld of a single or double transmit message buffer assigned to the static segment is different from the payload
length for the static segment as it is congured in the corresponding protocol conguration register eld
0 No such error occurred
1 Static payload length error occurred
2
NML_EF
Network Management Length Error Flag — This ag is set if the payload length written into the header
structure of a receive message buffer assigned to the static segment is less than the congured length of the
this case the received part of the Network Management Vector will be used to update the Network Management
Vector.
0 No such error occurred
1 Network management length error occurred
1
NMF_EF
Network Management Frame Error Flag — This ag is set if a received message in the static segment with a
Preamble Indicator ag PP asserted has its Null Frame indicator ag NF asserted as well. In this case, the
not updated.
0 No such error occurred
1 Network management frame error occurred
0
ILSA_EF
Illegal System Memory Access Error Flag — This ag is set if the external system memory subsystem has
detected and indicated an illegal system memory access from the FlexRay block. The exact meaning of an illegal
system memory access is dened by the current implementation of the memory subsystem.
0 No such event.
1 Illegal system memory access occurred.
Module Base + 0x0022
15
14
13
12
11
10
9876543210
R
0
TBIVEC
0
RBIVEC
W
Reset
0000000000000000
Figure 13-17. Message Buffer Interrupt Vector Register (MBIVEC)
Table 13-24. MBIVEC Field Descriptions
Field
Description
12–8
TBIVEC
Transmit Buffer Interrupt Vector — This eld provides the number of the lowest numbered enabled transmit
message buffer that has its interrupt status ag MBIF and its interrupt enable bit MBIE set. If there is no transmit
message buffer with the interrupt status ag MBIF and the interrupt enable MBIE bits asserted, the value in this
eld is set to 0.
4–0
RBIVEC
Receive Buffer Interrupt Vector — This eld provides the message buffer number of the lowest numbered
receive message buffer which has its interrupt ag MBIF and its interrupt enable bit MBIE asserted. If there is
no receive message buffer with the interrupt status ag MBIF and the interrupt enable MBIE bits asserted, the
value in this eld is set to 0.
Table 13-23. CHIERFR Field Descriptions (Sheet 3 of 3)
Field
Description