
Chapter 11 Memory Mapping Control (S12XMMCV4) SUPPORTING FLEXRAY
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
415
;automatically select direct mode.
11.3.2.5
MMC Control Register (MMCCTL1)
Read: Anytime. In emulation modes read operations will return the data from the external bus. In all other
modes the data are read from this register.
Write: Refer to each bit description. In emulation modes write operations will also be directed to the
external bus.
CAUTION
XGATE write access to this register during an CPU access which makes use
of this register could lead to unexpected results.
Address: 0x0013 PRR
76543210
R
MGRAMON
0
EEEIFRON
PGMIFRON
RAMHM
EROMON
ROMHM
ROMON
W
Reset
00000
EROMCTL
0
ROMCTL
= Unimplemented or Reserved
Figure 11-10. MMC Control Register (MMCCTL1)
Table 11-10. MMCCTL1 Field Descriptions
Field
Description
7
MGRAMON
Flash Memory Controller Tag RAM and SCRATCH RAM visible in the global memory map
Write: Anytime
This bit is used to made the Flash Memory Controller Tag RAM and SCRATCH RAM visible in the global memory
map.
0 Not visible in the global memory map.
1 Visible in the global memory map.
5
EEEIFRON
EEE Information Row (IFR) visible in the global memory map
Write: Anytime
This bit is used to made the IFR sector of EEE DATA FLASH visible in the global memory map.
0 Not visible in the global memory map.
1 Visible in the global memory map.
4
PGMIFRON
Program Information Row (IFR) visible in the global memory map
Write: Anytime
This bit is used to made the IFR sector of the Program Flash visible in the global memory map.
0 Not visible in the global memory map.
1 Visible in the global memory map.
3
RAMHM
RAM only in higher Half of the global memory map
Write: Once in normal and emulation modes and anytime in special modes
0 Accesses to 0x4000–0x7FFF in the CPU/BDM local memory map will be mapped to 0x14_4000-0x14_7FFF
in the global memory space (external access).
1 Accesses to 0x4000–0x7FFF in the CPU/BDM local memory map will be mapped to 0x0F_C000-0x0F_FFFF
in the global memory space (RAM area).