
Chapter 13 FlexRay Communication Controller (FLEXRAY)
MC9S12XF - Family Reference Manual, Rev.1.19
482
Freescale Semiconductor
9
RBIF
Receive Message Buffer Interrupt Flag — This ag is set if for at least one of the individual receive message
buffers (MBCCSn.MTD = 0) both the interrupt ag MBIF and the interrupt enable bit MBIE in the corresponding
clear this RBIF ag directly. This ag is cleared by the FlexRay block when all of the interrupt ags MBIF of the
individual receive message buffers are cleared by the application or if the application has cleared the interrupt
enables bit MBIE.
0 None of the individual receive message buffers has the MBIF and MBIE ag asserted.
1 At least one individual receive message buffer has the MBIF and MBIE ag asserted.
8
TBIF
Transmit Buffer Interrupt Flag — This ag is set if for at least one of the individual single or double transmit
message buffers (MBCCSn.MTD = 0) both the interrupt ag MBIF and the interrupt enable bit MBIE in the
application can not clear this TBIF ag directly. This ag is cleared by the FlexRay block when either all of the
individual interrupt ags MBIF of the individual transmit message buffers are cleared by the application or the
host has cleared the interrupt enables bit MBIE.
0 None of the individual transmit message buffers has the MBIF and MBIE ag asserted.
1 At least one individual transmit message buffer has the MBIF and MBIE ag asserted.
7
MIE
Module Interrupt Enable — This ag controls if the module interrupt line is asserted when the MIF ag is set.
0 Disable interrupt line
1 Enable interrupt line
6
PRIE
Protocol Interrupt Enable — This ag controls if the protocol interrupt line is asserted when the PRIF ag is set.
0 Disable interrupt line
1 Enable interrupt line
5
CHIE
CHI Interrupt Enable — This ag controls if the CHI interrupt line is asserted when the CHIF ag is set.
0 Disable interrupt line
1 Enable interrupt line
4
WUPIE
Wakeup Interrupt Enable — This ag controls if the wakeup interrupt line is asserted when the WUPIF ag is
set.
0 Disable interrupt line
1 Enable interrupt line
3
FNEBIE
Receive FIFO channel B Not Empty Interrupt Enable — This ag controls if the receive FIFO B interrupt line
is asserted when the FNEBIF ag is set.
0 Disable interrupt line
1 Enable interrupt line
2
FNEAIE
Receive FIFO channel A Not Empty Interrupt Enable — This ag controls if the receive FIFO A interrupt line
is asserted when the FNEAIF ag is set.
0 Disable interrupt line
1 Enable interrupt line
1
RBIE
Receive Buffer Interrupt Enable — This ag controls if the receive buffer interrupt line is asserted when the
RBIF ag is set.
0 Disable interrupt line
1 Enable interrupt line
0
TBIE
Transmit Interrupt Enable — This ag controls if the transmit buffer interrupt line is asserted when the TBIF
ag is set.
0 Disable interrupt line
1 Enable interrupt line
Table 13-18. GIFER Field Descriptions (Sheet 2 of 2)
Field
Description