
Chapter 19 Port Integration Module (S12XFPIMV2)
MC9S12XF - Family Reference Manual, Rev.1.19
882
Freescale Semiconductor
Table 19-48. DDRH Register Field Descriptions
Field
Description
7
DDRH
Port H data direction—
This register controls the data direction of pin 7.
1 Pin is congured as output.
0 Pin is congured as input.
6
DDRH
Port H data direction—
This register controls the data direction of pin 6.
The FlexRay forces the I/O state to be an output (TXE_B) if channel B is enabled. Refer to FlexRay Block Guide. In
this case the data direction bit will not change.
1 Pin is congured as output.
0 Pin is congured as input.
5
DDRH
Port H data direction—
This register controls the data direction of pin 5.
The FlexRay forces the I/O state to be an output (TXD_B) if channel B is enabled. Refer to FlexRay Block Guide. In
this case the data direction bit will not change.
1 Pin is congured as output.
0 Pin is congured as input.
4
DDRH
Port H data direction—
This register controls the data direction of pin 4.
The FlexRay forces the I/O state to be an input (RXD_B) if channel B is enabled. Refer to FlexRay Block Guide. In
this case the data direction bit will not change.
1 Pin is congured as output.
0 Pin is congured as input.
3
DDRH
Port H data direction—
This register controls the data direction of pins 3
1 Pin is congured as output.
0 Pin is congured as input.
2
DDRH
Port H data direction—
This register controls the data direction of pin 2.
The FlexRay forces the I/O state to be an output (TXE_A) if channel A is enabled. Refer to FlexRay Block Guide. In
this case the data direction bit will not change.
1 Pin is congured as output.
0 Pin is congured as input.
1
DDRH
Port H data direction—
This register controls the data direction of pin 1.
The FlexRay forces the I/O state to be an output (TXD_A) if channel A is enabled. Refer to FlexRay Block Guide. In
this case the data direction bit will not change.
1 Pin is congured as output.
0 Pin is congured as input.
0
DDRH
Port H data direction—
This register controls the data direction of pin 0.
The FlexRay forces the I/O state to be an input (RXD_A) if channel A is enabled. Refer to FlexRay Block Guide. In
this case the data direction bit will not change.
1 Pin is congured as output.
0 Pin is congured as input.