參數(shù)資料
型號: PI7C8150BNDIE
廠商: Pericom
文件頁數(shù): 57/109頁
文件大小: 0K
描述: IC PCI-PCI BRIDGE ASYNC 256-PBGA
標準包裝: 90
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-PBGA(17x17)
包裝: 管件
安裝類型: 表面貼裝
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 51 of 109
April 2009 – Revision 1.08
PI7C8150B sets the detected parity error bit in the secondary status register.
PI7C8150B asserts P_SERR_L and sets signaled system error bit in status register, if
both of the following conditions are met:
The SERR_L enable bit is set in the command register.
The parity error response bit is set in the bridge control register.
6.2
DATA PARITY ERRORS
When forwarding transactions, PI7C8150B attempts to pass the data parity condition from
one interface to the other unchanged, whenever possible, to allow the master and target
devices to handle the error condition.
The following sections describe, for each type of transaction, the sequence of events that
occurs when a parity error is detected and the way in which the parity condition is
forwarded across PI7C8150B.
6.2.1
CONFIGURATION WRITE TRANSACTIONS TO
CONFIGURATION SPACE
When PI7C8150B detects a data parity error during a Type 0 configuration write
transaction to PI7C8150B configuration space, the following events occur:
If the parity error response bit is set in the command register, PI7C8150B asserts
P_TRDY_L and writes the data to the configuration register. PI7C8150B also asserts
P_PERR_L. If the parity error response bit is not set, PI7C8150B does not assert
P_PERR_L.
PI7C8150B sets the detected parity error bit in the status register, regardless of the state of
the parity error response bit.
6.2.2
READ TRANSACTIONS
When PI7C8150B detects a parity error during a read transaction, the target drives data and
data parity, and the initiator checks parity and conditionally asserts PERR_L. For
downstream transactions, when PI7C8150B detects a read data parity error on the
secondary bus, the following events occur:
PI7C8150B asserts S_PERR_L two cycles following the data transfer, if the secondary
interface parity error response bit is set in the bridge control register.
PI7C8150B sets the detected parity error bit in the secondary status register.
PI7C8150B sets the data parity detected bit in the secondary status register, if the
secondary interface parity error response bit is set in the bridge control register.
相關(guān)PDF資料
PDF描述
PI7C8152BMAIE IC PCI-PCI BRIDGE 2PORT 160-MQFP
PI7C8154ANAE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150BNDIE-33 功能描述:外圍驅(qū)動器與原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150DMAE 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150DND 制造商:Pericom Semiconductor Corporation 功能描述:BRIDGE 制造商:Pericom Semiconductor Corporation 功能描述:2 PORT PCI BRIDGE - Rail/Tube
PI7C8150DNDE 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150EVB 功能描述:界面開發(fā)工具 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V