- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1961 > PI7C8150BNDIE (Pericom)IC PCI-PCI BRIDGE ASYNC 256-PBGA PDF資料下載
參數(shù)資料
| 型號： | PI7C8150BNDIE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 17/109頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 256-BGA |
| 供應(yīng)商設(shè)備封裝： | 256-PBGA（17x17） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 15 of 109
April 2009 – Revision 1.08
Name
Pin #
Type
Description
S_DEVSEL_L
175
A11
STS
Secondary Device Select (Active LOW): Asserted by
the target indicating that the device is accepting the
transaction. As a master, PI7C8150B waits for the
assertion of this signal within 5 cycles of S_FRAME_L
assertion; otherwise, terminate with master abort. Before
tri-stated, it is driven to a de-asserted state for one cycle.
S_STOP_L
173
B11
STS
Secondary STOP (Active LOW): Asserted by the
target indicating that the target is requesting the initiator
to stop the current transaction. Before tri-stated, it is
driven to a de-asserted state for one cycle.
S_LOCK_L
172
C11
STS
Secondary LOCK (Active LOW): Asserted by the
master for multiple transactions to complete.
S_PERR_L
171
A12
STS
Secondary Parity Error (Active LOW): Asserted
when a data parity error is detected for data received on
the secondary interface. Before being tri-stated, it is
driven to a de-asserted state for one cycle.
S_SERR_L
169
D11
I
Secondary System Error (Active LOW): Can be
driven LOW by any device to indicate a system error
condition.
S_REQ_L[8:0]
9, 8, 7, 6, 5, 4, 3,
2, 207
E4, E3, D2, C1,
C2, D3, A2,B3,
B4
I
Secondary Request (Active LOW): This is asserted by
an external device to indicate that it wants to start a
transaction on the secondary bus. The input is externally
pulled up through a resistor to VDD.
S_GNT_L[8:0]
19, 18, 17, 16, 15,
14, 13, 11, 10
G1, F1, F2, G3,
F4, E1, E2,F3,
D1
TS
Secondary Grant (Active LOW): PI7C8150B asserts
this pin to access the secondary bus. PI7C8150B de-
asserts this pin for at least 2 PCI clock cycles before
asserting it again. During idle and S_GNT_L asserted,
PI7C8150B will drive S_AD, S_CBE, and S_PAR.
S_RESET_L
22
H1
O
Secondary RESET (Active LOW): Asserted when any
of the following conditions are met:
1.
Signal P_RESET_L is asserted.
2.
Secondary reset bit in bridge control register in
configuration space is set.
When asserted, all control signals are tri-stated and
zeroes are driven on S_AD, S_CBE, and S_PAR.
S_M66EN
153
D15
I/OD
Secondary Interface 66MHz Operation:
In synchronous mode, this input is used to specify if
PI7C8150B is running at 66MHz on the secondary side.
When HIGH, the Secondary bus may run at 66MHz.
When LOW, the Secondary bus may only run at
33MHz.
If P_M66EN is pulled LOW, the S_M66EN is also
driven LOW.
In asynchronous mode, S_M66EN is an input pin and
operates independently from P_M66EN. S_M66EN
should be pulled up to a logic “1” when the secondary
frequency is 66MHz, or pulled down to a logic “0” when
the secondary frequency is 33MHz.
S_CFN_L
23
H2
I
Secondary Bus Central Function Control Pin: When
tied LOW, it enables the internal arbiter. When tied
HIGH, an external arbiter must be used. S_REQ_L[0] is
reconfigured to be the secondary bus grant input, and
S_GNT_L[0] is reconfigured to be the secondary bus
request output. S_CFN_L has a weak internal pull-
down resistor.
2.2.3
CLOCK SIGNALS
Name
Pin #
Type
Description
P_CLK
45
M4
I
Primary Clock Input: Provides timing for all
transactions on the primary interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C9X110BNBE | IC PCIE TO PCI REV BRG 160LFBGA |
| PI7C9X130DNDE | IC PCIE-PCIX BRIDGE 1PORT 256BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8150BNDIE-33 | 功能描述:外圍驅(qū)動器與原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150DMAE | 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150DND | 制造商:Pericom Semiconductor Corporation 功能描述:BRIDGE 制造商:Pericom Semiconductor Corporation 功能描述:2 PORT PCI BRIDGE - Rail/Tube |
| PI7C8150DNDE | 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150EVB | 功能描述:界面開發(fā)工具 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。