- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520AG (ZARLINK SEMICONDUCTOR INC) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA456 |
| 封裝： | 35 X 35 MM, 1.27 MM PITCH, PLASTIC, MS-034, BGA-456 |
| 文件頁數(shù)： | 68/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
68
Zarlink Semiconductor Inc.
Figure 27 - Reassembly Control Structure - UDT Format
SDT Reassembly Control Structures
Within the SDT RX_SAR, there is an internal memory which is 16 Kwords long and 16-bits wide, to permit the setup
of VCs of varying size and configuration. The MT90520 can handle up to 256 single-channel VCs (a full E1 of 32
channels on each of the 8 ports). However, many other configurations with different “n” are also permissible.
Unlike the control structures in UDT mode, SDT Reassembly Control Structures do not have as many restrictions
on their location. Although all of the SDT control structures must start on 32-byte (16-word) boundaries, the
boundary which is selected for each control structure does not matter (e.g., the control structure for a VC on port 5
may be physically located in memory at an earlier location than the control structure for a VC on port 0). As well, it
is possible for a VC to be carrying data which is destined for multiple TDM ports (e.g., Channel 0 of the VC may be
destined for port 0, but channel 1 might be destined for port 7). The TDM port destination of the data is ultimately
determined by the programming of the TDM SDT Reassembly Control Structure (see Figure 13 on page 46). It is
important to note that the location of the SDT Reassembly Control Structure in internal memory must be correlated
with the Reassembly Control Structure Address within the UTOPIA’s look-up table entry for the particular VC.
When a VC is configured as basic SDT, the control structure uses from 30 bytes to 284 bytes, depending on the
number of channels carried by the VC (up to 128). The various fields of the SDT Reassembly Control Structure are
shown in Figure 28 and explained in Table .
For debug and statistics-gathering purposes, the CPU can read the SDT Reassembly Control Structure contents,
one word at a time.
VC TDM
Port
R
o
+0C
+10
+0A
+14
A (Adaptive Enable):
If set, the fill-level of the UDT Reassembly Circular Buffer associ-
ated with this VC is used to provide adaptive clocking information for the TDM port.
S (SRTS Enable):
If set, this VC is carrying RTS clocking information for the TDM port.
VC TDM Port:
Identifies the TDM port (0 to 7) with which this VC is associated. Must cor-
respond to the location of this control structure within the internal memory.
Maximum Lead:
Maximum allowable distance between the TDM Read Pointer and the
UDT RX_SAR Write Pointer within the UDT Reassembly Circular Buffer.
V_RTS<3:1> (RTS Validity):
Bits indicating whether the individual bits in RTS<3:1> are
valid and can therefore be used by the PLL for clock recovery processing.
RTS<3:1>:
Intermediate RTS value used by the clock recovery circuit.
Last Seq (Last Sequence Number):
This state variable keeps track of the last sequence
number received by the Fast SN Processing state machine.
Last Good (Last Good Sequence Number):
This state variable keeps track of the last
valid or in-sequence sequence number received by the Fast SN Processing SM.
Fast State:
Indicates which state the Fast Sequence Number Processing SM will enter
upon the arrival of the next cell from this VC.
I (Initialized):
‘0’ = VC uninitialized; ‘1’ = VC initialized.
Must be initialized to ‘0’ by soft-
ware
.
C (Next CD State):
Indicates which state the Correction/Detection SM will enter upon the
arrival of the next cell from this VC.
Must be initialized to ’0’ (Correction)
.
PV_SN<2:0> (Previous Valid Sequence Number):
Sequence number of the last valid,
in-sync cell received by the SRTS circuitry.
UDT RX_SAR Write Pointer:
Indicates which location will next be written to within the
UDT Reassembly Circular Buffer in internal memory.
TDM Read Pointer Plus Average:
This
read-only
field contains the value of the TDM
Read Pointer plus average lead.
Unless an underrun has been reported, this field is
cleared to zero
.
MIB Statistics:
AAL1 Sequence Errors,
AAL1 Header Errors,
Misinserted Cells,
Lost
Cells, Buffer Overflows, Buffer Underruns,
and
Late Cells
are 8-bit fields for each MIB
statistic which must be collected on a per-VC basis.
Reassembled Cells
is stored in a
16-bit field.
V (VC Arrival):
This bit is set by the UDT RX_SAR each time a cell arrives on this VC.
The CPU can clear it to ‘0’ to provide per-VC timeout monitoring.
Ro:
Status bits which indicate rollovers on MIB status fields. The eight rollover bits corre-
spond to the order of the MIB statistics fields in the control structure: bit<0> = Reassem-
bled Cell Rollover, bit<1> = AAL1 Header Errors Rollover, etc.
0
15
UDT RX_SAR Write Pointer
+00
+02
+06
+0E
RTS
<3:1>
V_RTS
<3:1>
Fast State
Last
Seq
Last
Good
Reassembled Cells
AAL1 Sequence
Errors
AAL1 Header Errors
Misinserted Cells
Lost Cells
Buffer Overflows
Buffer Underruns
+08
I
Maximum Lead
A S
+04
PV_SN
<2:0>
C
Reserved
V
Late Cells
Res
Res
Reserved
R
o
R
o
R
o
R
o
R
o
R
o
R
o
Reserved
+12
Reserved
+16
Res
TDM Read Pointer Plus
Average
+06
+08
+05
+0A
+00
+01
+03
+07
+04
+02
+09
+0B
Byte
Add
Word
Add
Note 1:
Fields which appear in dark grey are reserved fields
which must be cleared by software upon initialization.
Note 2
: Fields which appear in light grey are those which are
updated by hardware.
Note 3:
UDT Reassembly Control Structures
must
always
start on 16-word (32-byte) boundaries.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Res
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
| MT90820AL | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90710 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復。