- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520AG (ZARLINK SEMICONDUCTOR INC) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA456 |
| 封裝： | 35 X 35 MM, 1.27 MM PITCH, PLASTIC, MS-034, BGA-456 |
| 文件頁數(shù)： | 53/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
53
Zarlink Semiconductor Inc.
In the Match and Match Enable filter, the cell’s VPI field is examined first (all 12 bits, including the GFC). A bit-by-bit
comparison of the VPI is performed using the contents of both the VPI Match Register (400Ah) and the VPI Match
Enable Register (400Ch). If a bit value in the VPI Match Enable Register is ‘0’, no comparison is performed on the
corresponding bit in the VPI Match Register (and the bit is automatically accepted). If a bit value in the VPI Match
Enable Register is ‘1’, the comparison result is only true if the received VPI bit and the corresponding VPI Match
Register bit are identical. The cell is only processed further if each of the 12 bit-comparisons produces a true result.
Otherwise the cell is discarded.
If the VPI comparison is true, the same process is applied to the cell’s VCI field, using the VCI Match Register
(4006h) and the VCI Match Enable Register (4008h). The cell is only processed further if each of the 16 bit-
comparisons produces a true result. Otherwise the cell is discarded.
If the VCI comparison is true, the most significant bit of the PTI field in the cell header is examined to determine if
the cell is identified as carrying OAM information. If the received cell is not an OAM cell, it is automatically sent to
the internal RX UTOPIA FIFO. If the received cell is an OAM cell and the GLOBAL_OAM_SEL bit in the UTOPIA
Control Register is set, the cell is sent to the internal RX UTOPIA FIFO; OAM cells that are sent to this internal
FIFO are treated as non-CBR data cells and are eventually sent to the Receive Data Cell Buffer in external
memory. If the received cell is an OAM cell, but the GLOBAL_OAM_SEL bit is cleared, the cell is discarded.
Note:
The VPI/VCI Match and Match Enable filter serves two important purposes. It can eliminate non-unique look-
up table entries (this is important, because the look-up-table space is smaller than the entire VPI/VCI space of 16M
addresses), and it eliminates null cells. The Match and Match Enable filter can reduce the number of unnecessary
look-up table accesses (and therefore unnecessary memory-access bandwidth) by eliminating cells with VPI/VCI
combinations known not to be destined for the MT90520 device. The user is advised to set the VPI/VCI Match and
Match Enable filter as narrowly as practical for the application.
RX UTOPIA FIFO
The primary role of the RX UTOPIA FIFO is to act as a buffer between the OAM & VPI/VCI Filter and the UDT VPI/
VCI comparison and look-up table search sub-modules. This buffer is necessary because the RX UTOPIA Interface
may be receiving cells while the next filtering modules are not yet ready to process them. The 32-cell deep FIFO
therefore allows these cells to be stored until they can be processed.
UDT VCI/VPI Comparison and Look-up Table
This sub-module’s primary function is to determine the destination of the cells; the module is responsible for
determining to which of the RX_SARs (UDT, SDT or Data) cells should be directed. The RX_SARs are responsible
for processing the received cells and transferring their contents to either a buffer in external memory or the TDM
data bus.
UDT Operation
In the UDT case, the routing task is performed using a number of pre-defined match registers (one per port) which
identify which cells are associated with a particular TDM port.
Up to twenty-eight (28) bits of the cell header may be used to perform this search: the GFC<3:0> field, the
VPI<7:0> field, and the VCI<15:0> field. The 4-bit GFC field is only used when NNI-type cells are received. A global
register bit (UNI_N_NNI in the UTOPIA Configuration Register) determines whether the GFC field is used in the
search. Because the comparison sub-module operates as a pseudo-CAM, the incoming cell header is compared
with all of the UDT search registers (4200h to 426Eh) simultaneously.
If the incoming cell is matched with a particular port, an additional comparison is performed to see whether the cell
contains OAM data:
If the cell contains OAM data (determined by the most significant bit of the PTI header field being set to ‘1’)
and the ‘OAM_SEL’ bit is set in the corresponding UDT VPI Register (located at 4202h + p*4h), the UTOPIA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
| MT90820AL | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90710 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。