- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520AG (ZARLINK SEMICONDUCTOR INC) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA456 |
| 封裝： | 35 X 35 MM, 1.27 MM PITCH, PLASTIC, MS-034, BGA-456 |
| 文件頁數(shù)： | 102/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
102
Zarlink Semiconductor Inc.
Figure 41 - Receive SRTS Sub-module
In general, the Receive SRTS sub-module simply holds a FIFO of RTS values which were extracted from received
cells by either the UDT RX_SAR or the SDT RX_SAR. The RTS value transmitted from the RX_SAR to the Clock
Management module is actually 5 bits long, rather than a 4-bit RTS nibble. The extra bit provides error-detection to
the internal digital PLL. In the event of a lost cell or unrecoverable error being detected by the RX_SAR, the MSB of
the received RTS value is set to 1. The internal digital PLL detects this error and discards the current RTS value
from both the RX_SAR and the local Transmit SRTS circuit. More detail about this error protection scheme can be
found in Section , “RTS Reception for SRTS Clock Recovery,” on page 87. When the port’s PLL requests a new
RTS value, the Receive SRTS sub-module sends the required nibble and validity indicator to the PLL. The actual
generation of the output clock based on the RTS nibbles is performed within the digital PLL. Refer to
Section 4.7.2.7 on page 103 for a detailed explanation of the digital PLL design.
Note that underrun and overflow detection is provided on the Receive SRTS FIFO. Two register bits are provided to
inform the user that underruns or overflows have been detected. If there were not enough RTS values placed into
the Receive RTS FIFO by the UDT RX_SAR or the SDT RX_SAR (e.g., because of multiple consecutive sequence
number errors, as explained above), the FIFO would eventually underrun. However, the Receive SRTS FIFO
underrun protection puts the PLL into holdover mode automatically. Once an entry has been read from the Receive
SRTS FIFO by the PLL, the data at that location in the FIFO is overwritten, marking the data as “invalid”. Although
during an underrun event, new RTS values are not being placed into the Receive SRTS FIFO, the PLL continues to
read RTS values from the FIFO. Eventually, the PLL will read out previously-read data. The reception of these now-
invalid RTS values forces the PLL into automatic holdover mode.
4.7.2.6 Adaptive Clock Recovery Circuit
The adaptive clock recovery technique is recommended in ITU-T I.363.1, but not standardized. The general
approach is to monitor the fill-level of the received data buffers to determine the clocking rate. If the fill-level is
above average, the local clock must be operating at a lower rate than the remote clock. As such, the local clock
frequency should be increased so that the buffer is emptied more quickly. On the other hand, if the fill-level
measured is below average, the buffer is being emptied too quickly and the local clock rate should be decreased to
match the rate of the remote clock.
Within the Clock Management module, the adaptive clock recovery technique is implemented via an internal PLL,
as shown in Figure 42. Each port has its own PLL, which is the same as the one outlined for SRTS operation in the
Clock Management Module
Received RTS Value
(4 bits plus validity
indicator)
5
5-deep 5-bit
FIFO
5
Digital PLL (refer
to
Section 4.7.2.7
for details)
PLLCLK (SRTS)
To “Interface to
TDM Sub-Module”
Multiplexers &
“Synchronous
Clocking Circuit”
Multiplexers
RX_SAR
Module
RTS_CLK
(generated by Transmit
SRTS circuit - indi-
cates new value has
been generated
)
RTS_int<3:0>
(generated by Transmit
SRTS circuit prior to
storage in FIFO
)
4
FIFO_RTS<4:0>
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
| MT90820AL | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90710 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。