![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68F375MZP33R2_datasheet_98733/MC68F375MZP33R2_448.png)
MC68F375
CONFIGURABLE TIMER MODULE (CTM9)
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
13-22
13.4.4.2 SDATA — SASM Data Register A
SDATA is the 16-bit read-write register associated with channel A. In IC mode, SDATA
contains the last captured value. In the OC, OCT and OP modes, it is loaded with the
value of the next output compare. SDATA is not affected by reset.
13.4.4.3 SICB — SASM Status/Interrupt Control Register B
This register contains the control and status bits for SASM channel B. The bits it con-
tains are identical to those in SICA, with the exception of the IL[2:0], IARB3 and IEN
which apply to both channels simultaneously and which are included only in SICA. For
4
EDOUT
Edge detect and output level. In IC mode, the EDOUT bit is used to select the edge that will trig-
ger the input capture circuitry. In OC mode, the EDOUT bit is used to latch the value to be output
to the pin on the next output compare match or when the FORCE bit is set. Internal synchroni-
zation ensures that the correct level appears on the output pin when a new value is written to
EDOUT and FORCE is set at the same time. Reading EDOUT returns the previous value writ-
ten. In OCT mode, the EDOUT bit has no effect. However, the force function is still available and
will force the value of the EDOUT bit to appear on the output pin. In OP mode, the value of the
EDOUT bit is output to the corresponding pin. Reading EDOUT returns the previous value writ-
ten.
0 = Input capture on falling edge.
1 = Input capture on rising edge.
3:2
—
Reserved
1:0
MODE1,
MODE0
SASM operating mode select. These control bits select the mode of operation of the SASM
channel, as shown in the following table. MODE1 and MODE0 are cleared by reset.
00 = Input capture (IC).
01 = Output port (OP).
10 = Output compare (OC
11 = Output compare and toggle (OCT)
S14DATA — SASM Data Register A
0xYF F272,
S16DATA
0xYF F282
S18DATA
0xYF F292
S20DATA
0xYF F2A2
MSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
0
MSB
LSB
RESET:
U
Table 13-7 SICA Bit Settings (Continued)
Bit(s)
Name
Description
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.