
MC68F375
CDR MoneT FLASH FOR THE IMB3 (CMFI)
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
10-10
CMFIMCR — CMFI EEPROM Configuration Register
0xYF F800
MSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
STOP
PROTECT
SIE
BOOT
LOCK
EMUL
ASPC
WAIT
000000
RESET:1
NOTES:
1. The default values of some bits in the CMFIMCR are read from the location 0 of the shadow row.
U2
2. Reset state is defined by a shadow bit or the state of D15 during reset mode configuration.
1
0
U3
3. Reset state is defined by a shadow bit.
1
U4
4. Reset state is defined by D[10] or the state of D[13] during reset mode configuration.
U5
5. Reset state is defined by a shadow bit, bit is write protected by LOCK and STOP.
U6
6. Reset state is defined by a shadow bit, bit is write protected by LOCK.
—
Table 10-4 CMFIMCR Bit Settings
Bit(s)
Name
Description
15
STOP
Stop control. When the STOP control bit is a 1, the CMFI EEPROM array is disabled. It will
not respond to the base address stored in CMFIBAR. STOP will prevent read accesses to
the array and to the shadow information words, but has no effect on accesses to the control
registers. Attempts to read any shadow information word while STOP = 1 will produce inde-
terminate results. With STOP = 1 the CMFI may enter the lower power clock stop operation,
gram and erase voltage will automatically be turned off by clearing the EHV bit.
The state of this bit after master reset is the logical OR of the inverted state of D[15] and the
STOP shadow bit, STOP = D[15] or STOP shadow bit. If STOP is set to a 1 by D[15] or the
STOP shadow bit during master reset, the array may be re-enabled by clearing STOP after
master reset. This bit is read/write always.
0 = The CMFI EEPROM module is in normal mode of operation.
1 = Causes the CMFI EEPROM module to enter low power STOP operation.
14
PROTECT
Prevent array program/erase. The CMFI EEPROM array and shadow information are pro-
tected from program and erase operation by setting PROTECT = 1. The CMFI BIU will
perform all programming and erase interlocks except the program and erase voltages will
not be applied to locations within the array if PROTECT = 1
Read always, Write when LOCK = 1 and SES = 0.
0 = All NVM bits are unprotected.
1 = All NVM bits are protected.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.