參數(shù)資料
型號: EVAL-ADAU1446EBZ
廠商: Analog Devices Inc
文件頁數(shù): 74/92頁
文件大小: 0K
描述: BOARD EVAL FOR ADAU1446
標準包裝: 1
系列: SigmaDSP®
主要目的: 音頻,音頻處理
嵌入式: 是,DSP
已用 IC / 零件: ADAU1446
主要屬性: 單芯片多通道 28/56 位音頻 DSP
次要屬性: I²C & SPI 接口
已供物品: 板,軟件
ADAU1445/ADAU1446
Rev. A | Page 76 of 92
SERIAL OUTPUT FLEXIBLE TDM INTERFACE
MODES AND SETTINGS
The flexible TDM mode used on the SDATA_IN[1:0] serial
input ports can also be used on the SDATA_OUT[1:0] serial
output ports. There are 24 output channels available to the
output ports in flexible TDM mode.
For this mode to be active, the word length bits of the corre-
sponding serial ports must be set to 11 (TDM8 or flexible TDM).
In flexible TDM mode, each flexible TDM stream includes
32 bytes (slots) of information for every frame on the frame
clock. Combining the two serial output ports allows for a total
of 64 bytes in the flexible stream.
It is important to note that, unlike in the FARM, where signals
must be routed as stereo pairs, the output channels can be
individually assigned to different places on the flexible TDM
stream. Each of the 64 TDM output slots is capable of taking its
data from any of these 24 output channels, as long as data
retrieval starts with Output Channel 0 and increases
sequentially.
Because the audio data can be input in 8-, 16-, or 24-bit
formats, a single channel of audio data may occupy more than
one slot. An 8-bit audio channel occupies one slot, a 16-bit
audio channel occupies two slots, and a 24-bit audio channel
occupies three slots. To set up each slot, the supplying channel
(Input Channels[23:0]) and byte position (most significant,
middle, or least significant) must be set in the corresponding
TDM slot register. An example of the flexible TDM interface
mode on the output side is shown in Figure 58.
In this example, three monochannels of audio are sent from the
output channels to a flexible TDM stream. Output Channel 0 is
8 bits, Output Channel 1 is 16 bits, and Output Channel 2 is
24 bit. The target slots are set up accordingly. Slot 3 is set to
output the most significant (MS) byte of Output Channel 0, or
the eight MSBs. Slot 11 is set to output the most significant
(MS) byte of Output Channel 1, and Slot 12 is set to output the
middle (M) byte; therefore, together Slot 11 and Slot 12 output
the 16 MSBs of data from Output Channel 1. Slot 42, Slot 43,
and Slot 44 are set to output the most significant (MS), middle
(M), and least significant (LS) bytes, respectively, of Output
Channel 2, thus accounting for all 24 bits. The flexibility of the
system allows for any order or combination of slots to be used
for any channel, but most applications follow a sequential MS,
M, LS format. Note that any output channel can be assigned to
any slot, as long as assignment begins with Output Channel 0
and increases sequentially. This is done to ensure compatibility
with the automatic output channel assignment (see the
Two slots are contained within each register. The upper eight
bits control the higher slot, and the lower eight bits control the
lower slot. For example, in Register 0xE1C0 (SDATA_OUT0)
TDM Slot 0 and TDM Slot 1, Bits[15:8] control TDM Slot 1,
and Bits[7:0] control TDM Slot 0.
A special condition applies to Slot 31 and Slot 63. These two
slots can only be used to hold the MS byte of an 8-bit channel
and cannot be used in conjunction with other slots to hold
more than eight bits of data.
The default setting of all 16 bits high (0xFFFF) indicates that the
channel is configured in the standard serial input interface mode
and does not use the flexible TDM interface mode.
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
0123456789
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
31
0
32
63
...
FRAME
SDATA_OUT0
LRCLKx
SDATA_OUT1
07
69
6-
0
58
Figure 57. Flexible TDM Interface Mode—Output Streams
相關PDF資料
PDF描述
GEA22DTMT CONN EDGECARD 44POS R/A .125 SLD
EMC06DREH-S93 CONN EDGECARD 12POS .100 EYELET
LK2125R27M-T INDUCTOR MULTILAYER .27UH 0805
VE-204-EX CONVERTER MOD DC/DC 48V 75W
UMA1E330MDD CAP ALUM 33UF 25V 20% RADIAL
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1701MINIZ 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:SigmaDSP® 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA