參數(shù)資料
型號(hào)： EVAL-ADAU1446EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 31/92頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR ADAU1446
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
主要目的： 音頻，音頻處理
嵌入式： 是，DSP
已用 IC / 零件： ADAU1446
主要屬性： 單芯片多通道 28/56 位音頻 DSP
次要屬性： I²C & SPI 接口
已供物品： 板，軟件
ADAU1445/ADAU1446
Rev. A | Page 37 of 92
SERIAL INPUT PORT MODES AND SETTINGS
Each of the nine serial input ports is controlled by setting an
individual 2-byte word in the serial input mode register for each
port (see Table 23 for the register addresses). Each serial data
signal can be set to use any of the nine clock domains (slave
mode) or an internally generated LRCLK signal at fS,NORMAL,
fS,DUAL, or fS,QUAD. The default value for each serial port on reset is
set to stereo, I2S, 24-bit, negative LRCLK and BCLK polarity,
slave mode using a 50% duty cycle LRCLK (as opposed to a
synchronization pulse). This configuration corresponds to a
setting of 0x3C00. The serial data uses its corresponding clock
domain (that is, SDATA3 uses LRCLK3 and BCLK3).
Restrictions
When in MOST mode (packed TDM4 mode), the MSB position
of the serial data must be delayed by one bit clock from the start
of the frame (I2S position) and the data must be 16 bits wide
Each channel has a frame of 32 bits. Therefore, when in delay-
by-12 mode, the serial data can only be 16 or 20 bits wide (not
24 bits). When in delay-by-16 mode, the serial data can only be
16 bits wide.
Due to the limited maximum clock speed, master and slave modes
are only compatible with certain TDM modes. See Table 16 for
more details.
Serial Input Port Modes Registers (Address 0xE000 to
Address 0xE008)
Table 23. Addresses of Serial Input Port Modes Registers
Address
Name
Read/Write
Word Length
Decimal
Hex
57344
E000
Serial Input Port 0 modes
16 bits (2 bytes)
57345
E001
Serial Input Port 1 modes
16 bits (2 bytes)
57346
E002
Serial Input Port 2 modes
16 bits (2 bytes)
57347
E003
Serial Input Port 3 modes
16 bits (2 bytes)
57348
E004
Serial Input Port 4 modes
16 bits (2 bytes)
57349
E005
Serial Input Port 5 modes
16 bits (2 bytes)
57350
E006
Serial Input Port 6 modes
16 bits (2 bytes)
57351
E007
Serial Input Port 7 modes
16 bits (2 bytes)
57352
E008
Serial Input Port 8 modes
16 bits (2 bytes)
Table 24. Bit Descriptions of Serial Input Port Modes Registers
Bit Position
Description
Default
[15]
Clock output enable1
0
0 = LRCLK and BCLK output pins disabled
1 = LRCLK and BCLK output pins enabled
[14]
Frame sync type
0
0 = LRCLK 50/50 duty cycle clock signal (square wave)
1 = LRCLK synchronization pulse (narrow pulse)
[13:10]
Clock domain master/slave select1
Address specific2
0000 = slave to Clock Domain 0 (Port 1)
0001 = slave to Clock Domain 1 (Port 2)
0010 = slave to Clock Domain 2 (Port 3)
0011 = slave to Clock Domain 3 (Port 4)
0100 = slave to Clock Domain 4 (Port 5)
0101 = slave to Clock Domain 5 (Port 6
0110 = slave to Clock Domain 6 (Port 7)
0111 = slave to Clock Domain 7 (Port 8)
1000 = slave to Clock Domain 8 (Port 9)
1001 = master, clock is fS,NORMAL
1010 = master, clock is fS,DUAL
1011 = master, clock is fS,QUAD
[9]
Serial input BCLK polarity
0
0 = negative BCLK polarity
1 = positive BCLK polarity
[8]
Serial input LRCLK polarity
0
0 = negative BCLK polarity
1 = positive BCLK polarity
相關(guān)PDF資料
PDF描述
GEA22DTMT CONN EDGECARD 44POS R/A .125 SLD
EMC06DREH-S93 CONN EDGECARD 12POS .100 EYELET
LK2125R27M-T INDUCTOR MULTILAYER .27UH 0805
VE-204-EX CONVERTER MOD DC/DC 48V 75W
UMA1E330MDD CAP ALUM 33UF 25V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1701MINIZ 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*