- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > EVAL-ADAU1446EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1446 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1446EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/92頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADAU1446 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻，音頻處理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1446 |
| 主要屬性： | 單芯片多通道 28/56 位音頻 DSP |
| 次要屬性： | I²C & SPI 接口 |
| 已供物品： | 板，軟件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADAU1445/ADAU1446
Rev. A | Page 18 of 92
INITIALIZATION
Power-Up Sequence
The ADAU1445/ADAU1446 have a built-in initialization period,
which allows sufficient time for the PLL to lock and the registers
to initialize their values. On a positive edge of RESET, the PLL
settings are immediately set by the PLL0, PLL1, and PLL2 pins,
and the master clock signal is blocked from the chip subsystems.
The initialization time lasts 10 ms, which is measured from the
rising edge of RESET. New values should not be written via the
control port until the initialization is complete.
Table 6 shows some typical times to boot the ADAU1445/
ADAU1446 into the operational state necessary for an application,
assuming that a 400 kHz I2C clock or a 5 MHz SPI clock is used
and a full program, parameter set, and all registers (9 kB) are
loaded. In reality, most applications use less than this full amount,
and unused program and parameter RAM need not be initialized;
therefore, the total boot time may be shorter.
Recommended Program/Parameter Loading Procedure
When writing large amounts of data to the program or parameter
RAM in direct write mode, such as when downloading the initial
contents of the RAMs from an external memory, the processor core
should be disabled to prevent unpleasant noises from appearing
at the audio output. When small amounts of data are transmitted
during real-time operation of the DSP, such as when updating
individual parameters, the software safeload mechanism can be
used. More information is available in the Software Safeload section.
Power-Reduction Modes
Sections of the ADAU1445/ADAU1446 chips can be turned on
and off as needed to reduce power consumption. These include
the ASRCs, S/PDIF receiver and transmitter, auxiliary ADCs,
and DSP core. More information is available in the Master
Clock and PLL Modes and Settings section.
System Initialization Sequence
Before the IC can process audio in the DSP, the following initial-
ization sequence must be completed. (Step 5 through Step 11
can be performed in any order, as needed.)
1.
Power on the IC and bring it out of reset. The order of the
power supplies (DVDD, IOVDD, and AVDD) does not matter.
2.
Wait at least 10 ms for the initialization to complete.
3.
Enable the master clocks of all modules to be used (see the
Master Clock and PLL Modes and Settings section).
4.
Deassert the core run bit (see the DSP Core Modes and
Settings section).
5.
Set the serial input modes (see the Serial Input Port Modes
6.
Set the serial output modes (see the Serial Output Port
7.
Set the routing matrix modes (see details of Address 0xE080
to Address 0xE09B in the Flexible Audio Routing Matrix
Modes section).
8.
Set the DSP core rate select registers (see the DSP Core
Rate Select Register (Address 0xE220) section).
9.
Write the parameter RAM (Address 0x0000 to Address
0x0FFF).
10. Write the program RAM (Address 0x2000 to Address
0x2FFF).
11. Write all other necessary control registers, such as ASRCs
and S/PDIF (Address 0xE221 to Address 0xE24C).
12. Assert the core run bit (see the DSP Core Modes and
Settings section).
Table 6. Power-Up Time
PLL Lock Time (ms)
Approximate Boot Time; Loading Maximum Program/Parameter/Registers (ms)
Total (ms)
I2C (@ 400 kHz SCL)
SPI (@ 5 MHz CCLK)
SPI (@ 25 MHz CCLK)
10
25
2
0.4
10.4 to 35
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GEA22DTMT | CONN EDGECARD 44POS R/A .125 SLD |
| EMC06DREH-S93 | CONN EDGECARD 12POS .100 EYELET |
| LK2125R27M-T | INDUCTOR MULTILAYER .27UH 0805 |
| VE-204-EX | CONVERTER MOD DC/DC 48V 75W |
| UMA1E330MDD | CAP ALUM 33UF 25V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| EVAL-ADAU1701EB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk |
| EVAL-ADAU1701EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1701MINIZ | 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。