參數(shù)資料
型號(hào)： EVAL-ADAU1446EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 52/92頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR ADAU1446
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
主要目的： 音頻，音頻處理
嵌入式： 是，DSP
已用 IC / 零件： ADAU1446
主要屬性： 單芯片多通道 28/56 位音頻 DSP
次要屬性： I²C & SPI 接口
已供物品： 板，軟件
ADAU1445/ADAU1446
Rev. A | Page 56 of 92
ASYNCHRONOUS SAMPLE RATE CONVERTERS
The integrated sample rate converters of the ADAU1445/
ADAU1446 processors can be configured in various ways to
facilitate asynchronous connectivity to other components in the
audio system. The sample rate converters operate completely
independent of the serial ports and DSP core, connecting via
the flexible audio routing matrix.
ASRC MODES AND SETTINGS
Table 34. Addresses of ASRC Modes Registers
Address
Name
Read/Write
Word Length
Decimal
Hex
57601
E101
Stereo ASRC[3:0] lock
status and mute
16 bits (2 bytes)
57603
E103
Stereo ASRC[3:0] mute
ramp disable
16 bits (2 bytes)
57665
E141
Stereo ASRC[7:4] lock
status and mute
16 bits (2 bytes)
57667
E143
Stereo ASRC[7:4] mute
ramp disable
16 bits (2 bytes)
Stereo ASRC[3:0] Lock Status and Mute Register
(Address 0xE101)
Table 35. Bit Descriptions of Register 0xE101
Bit
Position
Description
Default
[15:12]
Reserved
[11]
Stereo ASRC 3 (Channel 6, Channel 7)
lock status (read only)
0
[10]
Stereo ASRC 2 (Channel 4, Channel 5)
lock status (read only)
0
[9]
Stereo ASRC 1 (Channel 2, Channel 3)
lock status (read only)
0
[8]
Stereo ASRC 0 (Channel 0, Channel 1)
lock status (read only)
0
[7:4]
Reserved
[3]
Stereo ASRC 3 (Channel 6, Channel 7) mute
0
[2]
Stereo ASRC 2 (Channel 4, Channel 5) mute
0
[1]
Stereo ASRC 1 (Channel 2, Channel 3) mute
0
[0]
Stereo ASRC 0 (Channel 0, Channel 1) mute
0
Every sample rate converter pair for Stereo ASRC[3:0]) can be
muted. This function is controlled by a single 12-bit register.
The mute bits (Bits[3:0]) are active high; therefore, a value of 1
mutes the corresponding ASRC, and a value of 0 unmutes the
corresponding ASRC.
If the ASRC cannot find the ratio between the input and output
clock, the lock status bits (Bits[11:8]) are each set to 0, and the
ASRC automatically mutes itself. An ASRC mute can also be
manually initiated by setting the corresponding bit (Bits[3:0]) to
1. The muting is done with a volume ramp and is click and pop
free. If desired, the mute ramp can be disabled for Stereo
In the case of the ADAU1446, setting these registers does not
affect system operation in any way.
Stereo ASRC[3:0] Mute Ramp Disable Register
(Address 0xE103)
Table 36. Bit Descriptions of Register 0xE103
Bit
Position
Description
Default
[15:1]
Reserved
[0]
Stereo ASRC[3:0] (Channels[7:0]) mute ramp
disable
0
0 = enable ramp
1 = disable ramp
This single-bit register controls the behavior of Stereo ASRC[3:0]
(Channels[7:0]) on a loss of lock. When Bit 0 is set to the default
(0), Stereo ASRC[3:0] (Channels[7:0]) mute with a volume
ramp. When Bit 0 is set to 1, Stereo ASRC[3:0] mute abruptly.
In addition, setting this bit to 1 ignores the ASRC mute bits
(Bits[3:0]) in Register 0xE101 (see the Stereo ASRC[3:0] Lock
Status and Mute section); therefore, a mute only occurs on a
loss of lock.
In the case of the ADAU1446, setting this register does not
affect system operation in any way.
Stereo ASRC[7:4] Lock Status and Mute Register
(Address 0xE141)
Table 37. Bit Descriptions of Register 0xE141
Bit
Position
Description
Default
[15:12]
Reserved
[11]
Stereo ASRC 7 (Channel 14, Channel 15)
lock status (read only)
0
[10]
Stereo ASRC 6 (Channel 12, Channel 13)
lock status (read only)
0
[9]
Stereo ASRC 5 (Channel 10, Channel 11)
lock status (read only)
0
[8]
Stereo ASRC 4 (Channel 8, Channel 9)
lock status (read only)
0
[7:4]
Reserved
[3]
Stereo ASRC 7 (Channel 14, Channel 15) mute
0
[2]
Stereo ASRC 6 (Channel 12, Channel 13) mute
0
[1]
Stereo ASRC 5 (Channel 10, Channel 11) mute
0
[0]
Stereo ASRC 4 (Channel 8, Channel 9) mute
0
Every sample rate converter pair for Stereo ASRC[7:4] can be
muted. This function is controlled by a single 12-bit register.
The mute bits (Bits[3:0]) are active high; therefore, a value of 1
mutes the corresponding ASRC, and a value of 0 unmutes the
corresponding ASRC.
If the ASRC cannot find the ratio between the input and output
clock, the lock status bits (Bits[11:8]) are each set to 0, and the
ASRC automatically mutes itself. An ASRC mute can also be
manually initiated by setting the corresponding bit (Bits[3:0]) to 1.
相關(guān)PDF資料
PDF描述
GEA22DTMT CONN EDGECARD 44POS R/A .125 SLD
EMC06DREH-S93 CONN EDGECARD 12POS .100 EYELET
LK2125R27M-T INDUCTOR MULTILAYER .27UH 0805
VE-204-EX CONVERTER MOD DC/DC 48V 75W
UMA1E330MDD CAP ALUM 33UF 25V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1701MINIZ 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*