Type1 Description 6 BCLK2 D_IO Bit Clock, Inp" />
參數(shù)資料
型號: EVAL-ADAU1446EBZ
廠商: Analog Devices Inc
文件頁數(shù): 3/92頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADAU1446
標準包裝: 1
系列: SigmaDSP®
主要目的: 音頻,音頻處理
嵌入式: 是,DSP
已用 IC / 零件: ADAU1446
主要屬性: 單芯片多通道 28/56 位音頻 DSP
次要屬性: I²C & SPI 接口
已供物品: 板,軟件
ADAU1445/ADAU1446
Rev. A | Page 11 of 92
Pin No.
Mnemonic
Type1
Description
6
BCLK2
D_IO
Bit Clock, Input Clock Domain 2. This pin is bidirectional, with the direction depending on whether
the Input Clock Domain 2 is set up as a master or slave. When not used, this pin can be left disconnected.
7
LRCLK2
D_IO
Frame Clock, Input Clock Domain 2. This pin is bidirectional, with the direction depending on whether
the Input Clock Domain 2 is set up as a master or slave. When not used, this pin can be left disconnected.
8
SDATA_IN1
D_IN
Serial Data Port 1 Input. When not used, this pin can be left disconnected.
9
BCLK1
D_IO
Bit Clock, Input Clock Domain 1. This pin is bidirectional, with the direction depending on whether
the Input Clock Domain 1 is set up as a master or slave. When not used, this pin can be left disconnected.
10
LRCLK1
D_IO
Frame Clock, Input Clock Domain 1. This pin is bidirectional, with the direction depending on whether
the Input Clock Domain 1 is set up as a master or slave. When not used, this pin can be left disconnected.
11
SDATA_IN0
D_IN
Serial Data Port 0 Input. When not used, this pin can be left disconnected.
12
BCLK0
D_IO
Bit Clock, Input Clock Domain 0. This pin is bidirectional, with the direction depending on whether
the Input Clock Domain 0 is set up as a master or slave. When not used, this pin can be left disconnected.
15
LRCLK0
D_IO
Frame Clock, Input Clock Domain 0. This pin is bidirectional, with the direction depending on whether
the Input Clock Domain 0 is set up as a master or slave. When not used, this pin can be left disconnected.
16
MP11
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
17
MP10
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
18
MP9
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
19
MP8
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
20
ADDR0
D_IN
Address 0 for I2C and SPI. In I2C mode, this pin, in combination with ADDR1, allows up to four
ADAU1445/ADAU1446 devices to be used on the same I2C bus. In SPI mode, setting ADDR0 either
low or high allows up to two ICs to be used with a common SPI latch signal.
21
CLATCH
D_IN
SPI Latch Signal. Must go low at the beginning of an SPI transaction and high at the end of a
transaction. Each SPI transaction may take a different number of CCLK cycles to complete,
depending on the address and read/write bits that are sent at the beginning of the SPI transaction.
When not used, this pin should be tied to ground, preferably with a 10 kΩ pull-down resistor.
22
SCL/CCLK
D_IN
Serial Clock/Continuous Clock. In I2C mode, this pin functions as SCL and is always an open collector
input, except when in self-boot mode, where it is an open collector output (I2C master). The line
connected to this pin should have a 2.0 kΩ pull-up resistor. In SPI mode, this pin functions as CCLK
and is an input pin that can either run continuously or be gated off between SPI transactions.
23
SDA/COUT
D_IO
Serial Data/Continuous Output. In I2C mode, this pin functions as SDA and is a bidirectional open
collector. The line connected to the SDA pin should have a 2.0 kΩ pull-up resistor. In SPI mode, this
pin functions as COUT and is used for reading back registers and memory locations. The COUT pin
is three-stated when an SPI read is not active.
24
ADDR1/CDATA
D_IN
Address 1/Continuous Data. In I2C mode, this pin functions as ADDR1 and, in combination with
ADDR0, sets the I2C address of the IC. This allows up to four ADAU1445/ADAU1446 devices to be
used on the same I2C bus. In SPI mode, this pin functions as CDATA and is the SPI data input.
25, 37,
50, 75,
87, 100
DVDD
PWR
1.8 V Digital Supply. This can be supplied externally or generated from a 3.3 V supply with the on-board
1.8 V regulator. Each DVDD pin should be decoupled to DGND with a 100 nF capacitor.
28
SELFBOOT
D_IN
Self-Boot Select. Allows the ADAU1445/ADAU1446 to be controlled by the control port or to
perform a self-boot. Setting this pin high (that is, to 1) initiates a self-boot operation when the
ADAU1445/ADAU1446 are brought out of a reset. This pin can be tied directly to a voltage source
or ground or pulled up/down with a resistor.
29
CLKMODE1
D_IN
Output Clock Mode 1. With CLKMODE0, this pin sets the frequency of the CLKOUT signal.
30
CLKMODE0
D_IN
Output Clock Mode 0. With CLKMODE1, this pin sets the frequency of the CLKOUT signal.
31
RSVD
D_IN
Reserved. Tie this pin to ground, preferably with a 10 kΩ pull-down resistor.
32
PLL2
D_IN
PLL Mode Select Pin 2.
33
MP7
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
相關PDF資料
PDF描述
GEA22DTMT CONN EDGECARD 44POS R/A .125 SLD
EMC06DREH-S93 CONN EDGECARD 12POS .100 EYELET
LK2125R27M-T INDUCTOR MULTILAYER .27UH 0805
VE-204-EX CONVERTER MOD DC/DC 48V 75W
UMA1E330MDD CAP ALUM 33UF 25V 20% RADIAL
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1701MINIZ 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:SigmaDSP® 產品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關產品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關產品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA