- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > EVAL-ADAU1446EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1446 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1446EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/92頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADAU1446 |
| 標準包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻，音頻處理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1446 |
| 主要屬性： | 單芯片多通道 28/56 位音頻 DSP |
| 次要屬性： | I²C & SPI 接口 |
| 已供物品： | 板，軟件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADAU1445/ADAU1446
Rev. A | Page 27 of 92
SPI Port
By default, the ADAU1445/ADAU1446 are in I2C mode, but
these parts can be put into SPI control mode by pulling CLATCH
low three times. Each low pulse should have a minimum duration
of 20 ns, and the delay between pulses should be at least 20 ns.
The SPI port uses a 4-wire interface, consisting of CLATCH,
CCLK, CDATA, and COUT signals. The CLATCH signal goes
low at the beginning of a transaction and high at the end of a
transaction. The CCLK signal latches CDATA on a low-to-high
transition. COUT data is shifted out of the ADAU1445/ADAU1446
on the falling edge of CCLK and should be clocked into a receiving
device, such as a microcontroller, on the next CCLK falling edge
(rising edge is possible if tCOV timing is met). The CDATA signal
carries the serial input data, and the COUT signal is the serial
output data. The COUT signal remains three-stated until a read
operation is requested. This allows other SPI-compatible periph-
erals to share the same readback line. All SPI transactions have
SPI port timing diagram). All data written should be MSB first.
Chip Address R/W
The first byte of an SPI transaction includes the 7-bit chip address
and a R/W bit. The chip address is set by the ADDR0 pin. This
allows two ADAU1445/ADAU1446 devices to share a CLATCH
signal, yet still operate independently. When ADDR0 is low, the
chip address is 0000000; when ADDR0 is high, the address is
0000001. The LSB of the first byte determines whether the SPI
transaction is a read (Logic Level 1) or a write (Logic Level 0).
Users can communicate with both ICs with up to five latch signals
by using the USBi communication channel list in the hardware
configuration tab in SigmaStudio.
Subaddress
The 16-bit subaddress word is decoded into a location in one of
the memories or registers. This subaddress is the location of the
appropriate RAM location or register.
Data Bytes
The number of data bytes varies according to the register or
memory being accessed. In burst write mode, an initial
subaddress is given followed by a continuous sequence of data
for consecutive memory or register locations. The detailed data
format for continuous mode operation is shown in Figure 4.
A sample timing diagram for a single SPI write operation to the
parameter RAM is shown in Figure 19. A sample timing
diagram of a single SPI read operation is shown in Figure 20.
The COUT pin goes from three-state to driven at the beginning
of Byte 3. In this example, Byte 0 to Byte 2 contain the addresses
and R/W bit, and subsequent bytes carry the data.
Table 13. Generic Control Word Sequence
Byte 0
Byte 1
Byte 2
Byte 3
Byte 41
Chip Address[6:0], R/W
Subaddress[15:8]
Subaddress[7:0]
Data
1 Continues to end of data.
BYTE 3
BYTE 2
BYTE 0
BYTE 1
CLATCH
CCLK
CDATA
07
69
6-
0
19
Figure 19. SPI Write Clocking (Single-Write Mode)
CLATCH
CCLK
CDATA
COUT
BYTE 0
BYTE 1
HIGH-Z
DATA
HIGH-Z
0
76
96
-02
0
Figure 20. SPI Read Clocking (Single-Read Mode)
相關PDF資料 |
PDF描述 |
|---|---|
| GEA22DTMT | CONN EDGECARD 44POS R/A .125 SLD |
| EMC06DREH-S93 | CONN EDGECARD 12POS .100 EYELET |
| LK2125R27M-T | INDUCTOR MULTILAYER .27UH 0805 |
| VE-204-EX | CONVERTER MOD DC/DC 48V 75W |
| UMA1E330MDD | CAP ALUM 33UF 25V 20% RADIAL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| EVAL-ADAU1701EB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk |
| EVAL-ADAU1701EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1701MINIZ | 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:SigmaDSP® 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。