- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > EVAL-ADAU1446EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1446 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1446EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 33/92頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADAU1446 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻，音頻處理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1446 |
| 主要屬性： | 單芯片多通道 28/56 位音頻 DSP |
| 次要屬性： | I²C & SPI 接口 |
| 已供物品： | 板，軟件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADAU1445/ADAU1446
Rev. A | Page 39 of 92
LRCLKx
BCLKx
SDATA_INx
LRCLKx
BCLKx
SDATA_INx
BCLK POLARITY
0
76
96
-0
32
Figure 31. Serial Input BCLK Polarity
LR
L
R
LRCLKx
LRCLK POLARITY
07
69
6-
0
33
Figure 32. Serial Input LRCLK Polarity
Word Length Bits (Bits[7:6])
These bits set the word length of the input data to 16, 20, or
24 bits. If the input signal has more data bits than this word
length, the extra bits are truncated. The fourth setting is flexible
TDM. For more information, see the Serial Input Flexible TDM
Interface Modes section.
MSB Position Bits (Bits[5:3])
These bits set the position of the MSB in the data stream.
TDM Type (Bits[2:0])
These bits set the number of channels contained in the data
stream. The possible choices are TDM2 (stereo), TDM4, TDM8
or flexible TDM, TDM16, and packed TDM4 mode. For more
information on the packed TDM4 mode, see the Packed TDM4
Mode section. If the word length bits (Bits[7:6]) are set to 11 for
flexible TDM mode, then TDM type bits (Bits[2:0]) must also
be set for flexible TDM mode (that is, set to 010).
In master mode, the ADAU1445/ADAU1446 can generate
either an LRCLK clock signal (50% duty cycle) or an LRCLK
synchronization pulse at the specified frequency (fS,NORMAL, fS,DUAL,
or fS,QUAD). When a pulse is generated, its width is equal to one
single internal BCLK. Each channel requires 32 BCLK cycles
per LRCLK. Therefore, for TDM4, 128 BCLK cycles are required;
for TDM8, 256 BCLK cycles; for TDM16, 512 BCLK cycles; for
TDM2, 64 BCLK cycles (except when the LRCLK signal is a 50%
duty cycle signal (that is, not a pulse) or when it is running in
I2S or left-justified mode); and for packed TDM4, 64 BCLK cycles.
SERIAL OUTPUT PORTS
The serial output ports convert 16-, 20-, and 24-bit audio signals
coming from the audio processor to standard I2S and TDM signals
on the serial data outputs. They support TDM2, TDM4, TDM8,
and TDM16 time division multiplexing schemes and I2S, left-
justified, right-justified, and MSB delay-by-12 and delay-by-16
modes. Different clock polarities and multiple word lengths are
supported, as well as the capability to drive in master mode or
to be driven in slave mode.
The serial output ports are composed of up to nine clock domains
(Clock Domain 3 to Clock Domain 11) and up to nine serial
data signals (SDATA_IN0 to SDATA_IN8).
In slave mode, the nine serial output clock domains are driven
directly from the corresponding nine pairs of LRCLKx and
BCLKx pins on the IC. Three pairs of LRCLKx and BCLKx pins
(LRCLK[11:9] and BCLK[11:9]) are hardwired to Clock
Domains[11:9], which are serial outputs. The remaining six
pairs of LRCLKx and BCLKx pins (LRCLK[8:3] and
BCLK[8:3]) are multiplexed to Clock Domains[8:3] as either
inputs or outputs. The multiplexer can be set to use these
signals as output clock domains by writing to Bits[5:0] of the
clock pad multiplexer register (Address 0xE240) as explained in
Table 25. This configuration is also valid in master mode.
Table 25. Output Clock Domain Multiplexing
Clock Domain
Chip Pins
Register 0xE240 Setting
0
LRCLK9, BCLK9
N/A
1
LRCLK10, BCLK10
N/A
2
LRCLK11, BCLK11
N/A
3
LRCLK3, BCLK3
Set Bit 0 to 1
4
LRCLK4, BCLK4
Set Bit 1 to 1
5
LRCLK5, BCLK5
Set Bit 2 to 1
6
LRCLK6, BCLK6
Set Bit 3 to 1
7
LRCLK7, BCLK7
Set Bit 4 to 1
8
LRCLK8, BCLK8
Set Bit 5 to 1
Figure 33 shows in detail how the clocks are routed to and from
the serial output ports. For the assignable clock domains (Clock
Domains[8:3]), the clock pad multiplexer allows each clock
domain to be individually routed to either the serial input ports
or to the serial output ports. In slave mode, the clock domain
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GEA22DTMT | CONN EDGECARD 44POS R/A .125 SLD |
| EMC06DREH-S93 | CONN EDGECARD 12POS .100 EYELET |
| LK2125R27M-T | INDUCTOR MULTILAYER .27UH 0805 |
| VE-204-EX | CONVERTER MOD DC/DC 48V 75W |
| UMA1E330MDD | CAP ALUM 33UF 25V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| EVAL-ADAU1701EB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk |
| EVAL-ADAU1701EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1701MINIZ | 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。