Enable S/PDIF to I2S Output Register (Address " />
參數(shù)資料
型號(hào): EVAL-ADAU1446EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 63/92頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR ADAU1446
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
主要目的: 音頻,音頻處理
嵌入式: 是,DSP
已用 IC / 零件: ADAU1446
主要屬性: 單芯片多通道 28/56 位音頻 DSP
次要屬性: I²C & SPI 接口
已供物品: 板,軟件
ADAU1445/ADAU1446
Rev. A | Page 66 of 92
Enable S/PDIF to I2S Output Register (Address 0xE241)
This MP output is controlled by setting three bits in
Register 0xE241:
Table 62. Bit Descriptions of Register 0xE241
Bit Position
Description
Default
[15:3]
Reserved
[2]
Output mode
0
0 = I2S
1 = TDM
[1]
Group 2 enable
0
0 = Group 2 off
1 = Group 2 on
[0]
Group 1 enable
0
0 = Group 1 off
1 = Group 1 on
Bit 0 switches Group 1 on and off.
Bit 1 switches Group 2 on and off.
Bit 2 switches between I2S and TDM modes.
When S/PDIF to I2S mode is active, the pins described in Table 51
are used.
When TDM mode is active, Slot 0 and Slot 4 contain the audio
data, and Slot 1 contains the streamed block start, channel status,
user data, and validity bits (see Table 63). The bits are streamed
in real time and are synchronized to the audio data. Only the
seven MSBs of Slot 1 are used, as shown in Table 63. The corre-
sponding TDM format is shown in more detail in Figure 54.
Table 63. Function of Decoded Bits in Figure 54
The S/PDIF receiver can be set to send the stereo audio stream
and the auxiliary S/PDIF bits in I2S or TDM format on eight of
the 12 MP pins. The eight outputs are divided into two groups:
Group 1 converts S/PDIF to I2S (LRCLK, BCLK, and SDATA
signals), and Group 2 decodes the channel status and user data
bits (virtual LRCLK, user data, channel status, validity bit, and
block start signal).
Bit Position
Description
[31]
Block start (high for first 16 samples)
[30]
Channel status of right channel
[29]
Channel status of left channel
[28]
User data bit, right channel
[27]
User data bit, left channel
[26]
Validity bit, right channel
[25]
Validity bit, left channel
[24:0]
Not used
FRAME
LRCLKx
0123
4567
LEFT AUDIO
RIGHT AUDIO
DECODE BITS
01
24 BITS: LEFT AUDIO
7 DECODED
BITS
4
24 BITS: RIGHT AUDIO
07
69
6-
0
5
Figure 54. S/PDIF TDM Signal
相關(guān)PDF資料
PDF描述
GEA22DTMT CONN EDGECARD 44POS R/A .125 SLD
EMC06DREH-S93 CONN EDGECARD 12POS .100 EYELET
LK2125R27M-T INDUCTOR MULTILAYER .27UH 0805
VE-204-EX CONVERTER MOD DC/DC 48V 75W
UMA1E330MDD CAP ALUM 33UF 25V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1701MINIZ 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類(lèi)型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤(pán),光學(xué)撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤(pán) 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA