
ADVANCE DATA BOOK v2.0
June 1997
64
REGISTER DESCRIPTIONS
CL-PS7500FE
System-on-a-Chip for Internet Appliance
7.6
Register 1: Control (Write only)
This register is write-only and contains control bits. All bits in this register are forced low at reset.
7.7
Register 2: Level One Page Table (Write only)
This register is write only and holds the base of the currently active Level One page table.
7.8
Register 3: Domain Access Control (Write only)
This register is write only and holds the current access control for domains 0–15. See
Section 6.9 on
page 48
for the access permission definitions and other details.
7.9
Register 4: Reserved
This register is reserved. Access of this register has no effect and should never be attempted.
MSB
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
LSB
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R
S
B
1
D
P
W
C
A
M
M Bit 0
ENABLE/DISABLE:
When this bit is ‘0’, the on-chip MMU is turned off. When this
bit is ‘1’, the on-chip MMU is turned on.
A Bit 1
ADDRESS FAULT ENABLE/DISABLE:
When this bit is ‘0’, the alignment fault is
disabled. When this bit is ‘1’, the alignment fault is enabled.
C Bit 2
CACHE ENABLE/DISABLE:
When this bit is ‘0’, the instruction/data cache is
turned off. When this bit is ‘1’, the instruction/data cache is turned on
W Bit 3
WRITE BUFFER ENABLE/DISABLE:
When this bit is ‘0’, the WB is turned off.
When this bit is ‘1’, the WB is turned on.
P Bit 4
ARM 32/26-BIT PROGRAM SPACE:
When this bit is ‘0’, the 26-bit program space
is selected. When this bit is ‘1’, the 32-bit program space is selected.
D Bit 5
ARM 32/26-BIT DATA SPACE:
When this bit is ‘0’, the 26-bit data space is
selected. When this bit is ‘1’, the 32-bit data space is selected.
B Bit 7
BIG/LITTLE ENDIAN:
When this bit is ‘0’, the CL-PS7500FE is in little-endian oper-
ation. When this bit is ‘1’, the CL-PS7500FE is in big-endian operation.
S Bit 8
This system bit controls the ARM processor permission system.
R Bit 9
This ROM bit controls the ARM processor permission system.
MSB
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
LSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0