參數(shù)資料
型號: 935270538118
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64
文件頁數(shù): 75/93頁
文件大?。?/td> 2118K
代理商: 935270538118
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 03 — 27 February 2003
77 of 89
9397 750 10765
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
16.3 DMA timing
16.3.1
Single-cycle DMA timing
[1]
tRHAL +tDS +tALRL
Fig 33. Programmed interface timing.
MGT969
A0
D[15:0]
WR
RD
CS
data
valid
data
valid
data
valid
data
valid
data
valid
data
valid
data
valid
data
valid
data
valid
tSHSL
tRLRH
tRHRL
tRLDV
tWL
tWHWL
tWDH
tWDSU
TRC
TWC
tRHDZ
tSLRL
tRHSH
tSLWL
tWHSH
t
AH
t
AS
Table 75:
Dynamic characteristics: single-cycle DMA timing
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Read/write timing
tRLRH
RD pulse width
33
-
ns
tRLDV
read process data set-up time
26
-
ns
tRHDZ
read process data hold time
0
-
20
ns
tWSU
write process data set-up time
5
-
ns
tWHD
write process data hold time
0
-
ns
tAHRH
DACK HIGH to DREQ HIGH
72
-
ns
tALRL
DACK LOW to DREQ LOW
-
21
ns
TDC
DREQ cycle
--ns
tSHAH
RD/WR HIGH to DACK HIGH
0
-
ns
tRHAL
DREQ HIGH to DACK LOW
0
-
ns
tDS
DREQ pulse spacing
146
-
ns
相關(guān)PDF資料
PDF描述
935270523557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
935270668112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
935272535118 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935272535157 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935268661112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
935270793557 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA