參數(shù)資料
型號: 935270538118
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64
文件頁數(shù): 11/93頁
文件大?。?/td> 2118K
代理商: 935270538118
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 03 — 27 February 2003
19 of 89
9397 750 10765
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Prepare PTD data in microprocessor’s system RAM
The communication channel between the HCD and the ISP1160’s USB HC is in
the form of Philips Transfer Descriptor (PTD) data. The PTD data provides USB
trafc information about the commands, status and USB data packets.
The physical storage media of PTD data for the HCD is the microprocessor’s
system RAM. For the ISP1160’s USB HC, it is the ISP1160’s internal FIFO buffer
RAM.
The HCD prepares PTD data in the microprocessor’s system RAM for transfer to
the ISP1160’s HC internal FIFO buffer RAM.
Transfer PTD data into HC’s FIFO buffer RAM
When PTD data is ready in the microprocessor’s system RAM, the HCD must
transfer the PTD data from the microprocessor’s system RAM into the ISP1160’s
internal FIFO buffer RAM.
HC interprets PTD data
The HC determines what USB transactions are required based on the PTD data
that has been transferred into the internal FIFO buffer RAM.
HC performs USB transactions via USB bus interface
The HC performs the USB transactions with the specied USB device endpoint
through the USB bus interface.
HC informs HCD the USB trafc results
The USB transaction status and the feedback from the specied USB device
endpoint will be put back into the ISP1160’s HC internal FIFO buffer RAM in PTD
data format. The HCD can read back the PTD data from the internal FIFO buffer
RAM.
9.3 PTD data structure
The Philips Transfer Descriptor (PTD) data structure provides a communication
channel between the HCD and the ISP1160’s USB HC. PTD data contains
information required by the USB trafc. PTD data consists of a PTD followed by its
payload data, as shown in Figure 16.
Fig 16. PTD data in FIFO buffer RAM.
MGT949
PTD
FIFO buffer RAM
payload data
PTD data #1
PTD
payload data
PTD
PTD data #2
PTD data #N
top
bottom
相關(guān)PDF資料
PDF描述
935270523557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
935270668112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
935272535118 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935272535157 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935268661112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
935270793557 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA