參數(shù)資料
型號(hào)： 935270538118
廠商： NXP SEMICONDUCTORS
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝： 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64
文件頁數(shù)： 17/93頁
文件大?。?/td> 2118K
代理商： 935270538118
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 03 — 27 February 2003
24 of 89
9397 750 10765
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
The data transfer can be done via the PIO mode or the DMA mode. The data transfer
rate can go up to 15 Mbyte/s. In the DMA operation, the single-cycle or multi-cycle
burst modes are supported. For the multi-cycle burst mode, 1, 4 or 8 cycles per burst
is supported for the ISP1160.
9.4.2
Data organization
PTD data is used for every data transfer between a microprocessor and the USB bus,
and the PTD data resides in the buffer RAM. For an OUT or SETUP transfer, the
payload data is placed just after the PTD, after which the next PTD is placed. For an
IN transfer, some RAM space is reserved for receiving a number of bytes that is equal
to the total bytes of the transfer. After this, the next PTD and its payload data are
placed (see Figure 18).
Remark: The PTD is dened for both the ATL and ITL type data transfer. For ITL, the
PTD data should be put into ITL buffer RAM, the ISP1160 takes care of the
Ping-Pong action for the ITL buffer RAM access.
The PTD data (PTD header and its payload data) is a structure of DWORD alignment.
This means that the memory address is organized in steps of 4 bytes. Therefore, the
rst byte of every PTD and the rst byte of every payload data are located at an
address that is a multiple of 4. Figure 19 illustrates an example in which the rst
payload data is 14 bytes long, meaning that the last byte of the payload data is at the
location 15H. The next addresses (16H and 17H) are not multiples of 4. Therefore,
the rst byte of the next PTD will be located at the next multiple-of-four address, 18H.
Fig 18. Buffer RAM data organization.
MGT952
PTD of OUT transfer
RAM buffer
payload data of OUT transfer
PTD of IN transfer
empty space for IN total data
PTD of OUT transfer
payload data of OUT transfer
top
bottom
000H
7FFH
相關(guān)PDF資料
PDF描述
935270523557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
935270668112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
935272535118 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935272535157 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935268661112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
935270793557 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*