
Technical Data
MC68HC11E Family
—
Rev. 4
34
Pin Descriptions
MOTOROLA
Pin Descriptions
2.4 RESET
A bidirectional control signal, RESET, acts as an input to initialize the
MCU to a known startup state. It also acts as an open-drain output to
indicate that an internal failure has been detected in either the clock
monitor or computer operating properly (COP) watchdog circuit. The
CPU distinguishes between internal and external reset conditions by
sensing whether the reset pin rises to a logic 1 in less than two E-clock
cycles after a reset has occurred. See
Figure 2-6
and
Figure 2-7
.
CAUTION:
Do not connect an external resistor capacitor (RC) power-up delay
circuit to the reset pin of M68HC11 devices because the circuit charge
time constant can cause the device to misinterpret the type of reset that
occurred.
Because the CPU is not able to fetch and execute instructions properly
when V
DD
falls below the minimum operating voltage level, reset must
be controlled. A low-voltage inhibit (LVI) circuit is required primarily for
protection of EEPROM contents. However, since the configuration
register (CONFIG) value is read from the EEPROM, protection is
required even if the EEPROM array is not being used.
Presently, there are several economical ways to solve this problem. For
example, two good external components for LVI reset are:
1.
The Seiko S0854HN (or other S805 series devices):
—
Extremely low power (2
μ
A)
—
TO-92 package
—
Limited temperature range,
–
20
°
C to +70
°
C
—
Available in various trip-point voltage ranges
2.
The Motorola MC34064:
—
TO-92 or SO-8 package
—
Draws about 300
μ
A
—
Temperature range
–
40
°
C to 85
°
C
—
Well controlled trip point
—
Inexpensive
Refer to
Section 5. Resets and Interrupts
for further information.