
Technical Data
MC68HC11E Family
—
Rev. 4
196
Timing System
MOTOROLA
Timing System
9.5.8 Timer Interrupt Flag 1 Register
Bits in this register indicate when timer system events have occurred.
Coupled with the bits of TMSK1, the bits of TFLG1 allow the timer
subsystem to operate in either a polled or interrupt driven system. Each
bit of TFLG1 corresponds to a bit in TMSK1 in the same position.
Clear flags by writing a 1 to the corresponding bit position(s).
OC1F
–
OC4F
—
Output Compare x Flag
Set each time the counter matches output compare x value
I4/O5F
—
Input Capture 4/Output Compare 5 Flag
Set by IC4 or OC5, depending on the function enabled by I4/O5 bit in
PACTL
IC1F
–
IC3F
—
Input Capture x Flag
Set each time a selected active edge is detected on the ICx input line
9.5.9 Timer Interrupt Mask 2 Register
Use this 8-bit register to enable or inhibit timer overflow and real-time
interrupts. The timer prescaler control bits are included in this register.
Address:
$1023
Bit 7
6
5
4
3
2
1
Bit 0
Read:
OC1F
OC2F
OC3F
OC4F
I4/O5F
IC1F
IC2F
IC3F
Write:
Reset:
0
0
0
0
0
0
0
0
Figure 9-18. Timer Interrupt Flag 1 Register (TFLG1)
Address:
$1024
Bit 7
6
5
4
3
2
1
Bit 0
Read:
TOI
RTII
PAOVI
PAII
PR1
PR0
Write:
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 9-19. Timer Interrupt Mask 2 Register (TMSK2)