
Technical Data
MC68HC11E Family
—
Rev. 4
190
Timing System
MOTOROLA
Timing System
9.5.2 Timer Compare Force Register
The CFORC register allows forced early compares. FOC[1:5]
correspond to the five output compares. These bits are set for each
output compare that is to be forced. The action taken as a result of a
forced compare is the same as if there were a match between the OCx
register and the free-running counter, except that the corresponding
interrupt status flag bits are not set. The forced channels trigger their
programmed pin actions to occur at the next timer count transition after
the write to CFORC.
The CFORC bits should not be used on an output compare function that
is programmed to toggle its output on a successful compare because a
normal compare that occurs immediately before or after the force can
result in an undesirable operation.
FOC[1:5]
—
Force Output Comparison Bit
When the FOC bit associated with an output compare circuit is set,
the output compare circuit immediately performs the action it is
programmed to do when an output match occurs.
0 = Not affected
1 = Output x action occurs
Bits [2:0]
—
Unimplemented
Always read 0
Address:
$100B
Bit 7
6
5
4
3
2
1
Bit 0
Read:
FOC1
FOC2
FOC3
FOC4
FOC5
Write:
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 9-12. Timer Compare Force Register (CFORC)