
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
334
Lucent Technologies Inc.
M13/M23 Mux/Demux Block Functional Description
(continued)
M23 Multiplexer
The M23 multiplexer generates a transmit DS3 frame and fills the information bits in the frame with data either from
the 7 DS2 select blocks when M13_NSMI_MODE (Table 278) = 0 or from the serial payload input XC_NSMI_DATA
(when M13_NSMI_MODE = 1). It generates the frame using either the SMPR_TDS3CLK or the SMPR_RDS3CLK
input clocks. In the receive loop timing mode (M13_LOOP_TIME (Table 260) = 1), the received clock,
SMPR_RDS3CLK, is selected. Otherwise, SMPR_TDS3CLK is used for DS3 frame generation. SMPR_TDS3CLK
is monitored for loss of clock, which is reported through bit M13_TDS3_LOC (Table 226).
The serial data interface, when enabled (M13_NSMI_MODE = 1), generates a clock M13_NSMI_CLK and an
enable M13_NSMI_EN for accepting DS3 payload data XC_NSMI_DATA. A sync pulse, in reference to and ahead
of the first M bit within a DS3 frame, is also generated. The offset from the sync pulse to the first M bit is program-
mable through bits M13_NSMI_SP_OFFSET[7:0] (Table 262).
The M23 mux can be provisioned to operate in either the M23 mode (M13_M23_CBP = 1(Table 261)) or the C-bit
parity mode (M13_M23_CBP = 0).
An unframed all 1s data stream is generated if M13_TDS3_FORCE_ALL1 (Table 277) is set to 1.
DS2 Interface
The clocks associated with input DS2 signals can be either inputs to the M23 mux (M13_M23CLK_MODE = 0
(Table 277)) or outputs from the M23 mux (M13_M23CLK_MODE = 1).The incoming DS2 clock signals are
checked for activity or loss of clock (LOC). This is reported to the microprocessor via bits M13_XC_DS2_LOC[7:1]
(Table 239). In case LOC is detected, AIS will be inserted into the associated DS2 channel using DS2AISCLK (pin
E10).
The incoming DS2 data signals (XC_DS2M23DATA[7—1]) are retimed immediately by the associated clocks. The
edge of the clocks that is used to retime the data is user provisionable to either the rising edge
(M13_RDS2_EDGEy = 1 (Table 284)) or falling edge (M13_RDS2_EDGEy = 0).
After being retimed, the incoming data stream is checked for AIS. The M13 will declare AIS if the input data is 0 for
fewer than 5 clock cycles in each of two consecutive 840 clock periods. The AIS is not cleared until there are more
than 4 zeros in each of two consecutive 840-bit periods (G.775). If AIS is detected on any of DS2 inputs, the asso-
ciated M13_XC_DS2_AIS_DET[7:1] (Table 240) bit is set.
DS2 Select Logic
The selection of DS2 signal source for each DS2 time slot is controlled by M13_AUTO_LB (Table 260),
M13_DS2_LB_DETy (Table 245), M13_SEL_DS2_LBy (Table 283), and M13_M12_MODEy (Table 264) bits.
When M13_AUTO_LB = 1 and M13_DS2_LB_DETy = 1, the DS2 signal from time slot y in the received DS3 signal
is looped back into time slot y of the transmitted DS3 signal (See C-Bit Processing on page 342). The user can also
force a loopback by setting M13_SEL_DS2_LBy to 1. DS2 loopback should not be done in the C-bit parity mode.
If a loopback is not active, the DS2 signal selector is controlled by bits M13_M12_MODEy[1:0]. If register bits
M13_M12_MODEy[1:0] = 00, the output of M12 multiplexer y is chosen for the yth DS2 time slot in the transmitted
DS3 signal; otherwise, the input DS2 signal XC_DS2M23DATAy is selected for the yth DS2 time slot in the transmit-
ted DS3 signal.