
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
102
Lucent Technologies Inc.
TMUX Functional Description
(continued)
Receive Direction (Receive Path from Sonet/SDH)
(continued)
Receive TOAC
DCC1—DCC3 Mode.
In this mode, DCC bytes 1 to 3 are transmitted serially on the data pin. The
clock rate is 192 KHz. The data bytes are transmitted MSB first, and the data bytes are driven out in sequential
order: DCC1, DCC2, and DCC3. The data signal is partitioned into frames of 3 bytes with a repetition rate of 8 kHz.
Receive TOAC DCC4—DCC12 Mode.
In this mode, DCC bytes 4 to 12 are transmitted serially on the data output.
The clock rate is 576 KHz. The data bytes are transmitted MSB first, and the data bytes are driven out in sequential
order: DCC4, DCC5, DCC6, DCC7, DCC8, DCC9, DCC10, DCC11, and DCC12. The data signal is partitioned into
frames of 9 bytes. The frame repetition rate is 8 kHz.
Receive TOAC
Full TOH Access Mode.
In this mode, the data signal is partitioned into frames of 81 bytes. The
frame repetition rate is 8 kHz. Each byte consists of 8 bits that are transmitted/received most significant bit first.
The MSB of the first byte of each frame contains an odd/even parity bit over the 648 bits of the previous frame. The
remaining 7 bits of this byte are not specified.
Bytes shown in Table 26 below summarize the access capabilities of the receive TAOC in full access mode. The
transport overhead bytes shown in this table are always dropped by the receive side. There is programmability on
the transmit side regarding the insertion of these bytes. Bytes indicated in bold type are not specified in the stan-
dard but are available on the receive TOAC data signal.
Table 26. Transport Overhead Byte Access—Receive Direction
Receive TOAC
—
OH Parity.
Even or odd parity can be inserted into the first bit of the MSB byte of the TOAC out-
going frame by programming TMUX_RTOAC_OEPINS (Table 79).
MSP 1+1 Payload Switch
The TMUX supports a payload 1 + 1 protection switch. In the receive direction, this occurs prior to pointer interpre-
tation. If TMUX_RPSMUXSEL1 = 1 (Table 55) then the input receive data and clock are selected from the protec-
tion path: device pins RPSD155P/N (pins AD10/AE10) and RPSC155P/N (pins AC10/AD11), rather than from the
normal (working) path device pins, RHSDP/N (pins AF7/AE7) and RHSCP/N (pins AC7/AD8).
OH Parity A1-2
B1
D1
H1-1
B2-1
D4
D7
D10
S1
A1-3
B1-3
D1-3
H1-3
B2-3
D4-3
D7-3
D10-3
Z1-3
A2-1
E1
D2
H2
K1
D5
D8
D11
Z2-1
A2-2
E1-2
D2-2
H2-2
K1-2
D5-2
D8-2
D11-2
Z2-2
A2-3
E1-3
D2-3
H2-3
K1-3
D5-3
D8-3
D11-3
M1
J0
F1
D3
H3
K2
D6
D9
D12
E2
Z0-2
F1-2
D3-2
H3-2
K2-2
D6-2
D9-2
D12-2
E2-2
Z0-3
F1-3
D3-3
H3-3
K2-3
D6-3
D9-3
D12-3
E2-3
B1-2
D1-2
H1-2
B2-2
D4-2
D7-2
D10-2
Z1-2