
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
169
Lucent Technologies Inc.
TMUX Functional Description
(continued)
TMUX Register Descriptions
(continued)
Table 75. TMUX_TAPS_INS_VAL, Transmit TOH and POH Insert Values (R/W)
Table 76. TMUX_TPOH[1—3]_INS_[A—C], Transmit TOH and POH Insert Values (R/W)
Address
Bit
Name
Function
Reset
Default
0x00
0x4003E
15:3
TMUX_TAPSINS[12:0]
Transmit APS Data Insert Value.
Register value is
inserted into the STS-3/STM-1 (AU-4) output K1[7:0] and
K2[7:3] bits if TMUX_THSAPSINS (Table 69) is asserted.
TMUX_TK2INS[2:0]
Transmit K2 Data Insert Value.
Register value is inserted
into the STS-3/STM-1 (AU-4) output K2[2:0] bits if
TMUX_THSK2INS (Table 69) is asserted.
2:0
000
Address
Bit
Name
Function
Reset
Default
0x00
000
0x4003F 15:11
—
Reserved.
10:8
TMUX_TRDIPINS1[2:0]
Transmit Path RDI Data Insert Value for Port 1.
Register
value is inserted into the STS-3/STM-1 (AU-4) output
G1[3:1] bits if TMUX_THSRDIPINS1 (Table 70) is asserted,
regardless of the value of TMUX_TEPRDI_MODE
(Table 72).
TMUX_TC2INS1[7:0]
Transmit C2 Data Insert Value for Port 1.
Register value
is inserted into the STM-1(AU-4) output C2 byte if
TMUX_THSC2INS1 (Table 70) is asserted.
TMUX_TF3INS1[7:0]
Transmit F3 Data Insert Value for Port 1.
Register value is
inserted into the STM-1(AU-4) output F3 byte if
TMUX_THSF3INS1 (Table 70) is asserted.
TMUX_TF2INS1[7:0]
Transmit F2 Data Insert Value for Port 1.
Register value is
inserted into the STM-1(AU-4) output F2 byte if
TMUX_THSF2INS1 (Table 70) is asserted.
TMUX_TN1INS1[7:0]
Transmit N1 Data Insert Value for Port 1.
Register value
is inserted into the STM-1(AU-4) output N1 byte if
TMUX_THSN1INS1 (Table 70) is asserted.
TMUX_TK3INS1[7:0]
Transmit K3 Data Insert Value for Port 1.
Register value
is inserted into the STM-1(AU-4) output K3 byte if
TMUX_THSK3INS1 (Table 70) is asserted.
—
Reserved.
TMUX_TRDIPINS2[2:0]
Transmit Path RDI Data Insert Value for Port 2.
Register
value is inserted into the STS-3/STM-1 (AU-4) output
G1[3:1] bits if TMUX_THSRDIPINS2 (Table 70) is asserted,
regardless of the value of TMUX_TEPRDI_MODE.
TMUX_TC2INS2[7:0]
Transmit C2 Data Insert Value for Port 2.
Register value
is inserted into the STM-1(AU-4) output C2 byte if
TMUX_THSC2INS1 is asserted.
TMUX_TF3INS2[7:0]
Transmit F3 Data Insert Value for Port 2.
Register value is
inserted into the STM-1(AU-4) output F3 byte if
TMUX_THSF3INS1 is asserted.
TMUX_TF2INS2[7:0]
Transmit F2 Data Insert Value for Port 2.
Register value is
inserted into the STM-1(AU-4) output F2 byte if
TMUX_THSF2INS1 is asserted.
7:0
0x00
0x40040
15:8
0x00
7:0
0x00
0x40041
15:8
0x00
7:0
0x00
0x40042 15:11
0x00
000
10:8
7:0
0x00
0x40043
15:8
0x00
7:0
0x00