
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
11
Lucent Technologies Inc.
List of Tables
(continued)
Tables
Page
Table 107. C2MON Processing ...........................................................................................................................209
Table 108. F2 Monitor ..........................................................................................................................................210
Table 109. F3 Monitor ..........................................................................................................................................210
Table 110. N1 Monitor ..........................................................................................................................................211
Table 111. K3 Monitor ..........................................................................................................................................211
Table 112. AIS-P and RDI-P Detect .....................................................................................................................211
Table 113. STS-1 P-REI Interpretation ................................................................................................................212
Table 114. Signal Degrade Parameters ...............................................................................................................213
Table 115. Signal Fail Parameters .......................................................................................................................214
Table 116. Path Overhead Byte Access ..............................................................................................................215
Table 117. RDI-P Defects for Enhanced RDI-P Mode .........................................................................................219
Table 118. Path Overhead Byte Access—Transmit Direction .............................................................................220
Table 119. TPOAC Control Bits ..........................................................................................................................221
Table 120. SPE_VERSION_R, SPE Version and Identification Register (RO) ...................................................222
Table 121. SPE_ONESHOT, One-Shot (R/W) ....................................................................................................222
Table 122. SPE_EVENT1—SPE_EVENT3, SPE Deltas/Events (COR/COW) ....................................................223
Table 123. SPE_MASK1—SPE_MASK3, Mask Bits (R/W) .................................................................................225
Table 124. SPE_STATE1—SPE_STATE2, Receive/Transmit State and Value Parameters (RO) .....................227
Table 125. SPE_RAOH_CTL1—SPE_RAOH_CTL3, Receive Control for Alarm and OH Functions (R/W) .......228
Table 126. SPE_CNTD1—SPE_CNTD2, Continuous N Times Detect Values (R/W) .........................................230
Table 127. SPE_ROHC2, Receive Overhead Expected Value for C2 Byte (R/W) ..............................................231
Table 128. SPE_RMON1—SPE_RMON5, Receive Monitor Values (RO) ..........................................................231
Table 129. SPE_MAP_CTL1—SPE_MAP_CTL3, Transmit/Receive Control for Mapping Functions (R/W) .......232
Table 130. SPE_TAOH_CTL1—SPE_TAOH_CTL3, Transmit Control for Alarm and OH Functions (R/W) .......235
Table 131. SPE_TRDIREI_CTL, Transmit Path RDI and REI Control Register (R/W) ........................................237
Table 132. SPE_TERRINS_CTL, Transmit Error Insertion Control (R/W) ...........................................................238
Table 133. SPE_TOHINS1—SPE_TOHINS4, Transmit OH Insert Value (R/W) .................................................238
Table 134. SPE_SIGDEG_CTL1—SPE_SIGDEG_CTL6, Signal Degrade BER
Algorithm Parameters (R/W) .............................................................................................................239
Table 135. SPE_SIGFAIL_CTL1—SPE_SIGFAIL_CTL6, Signal Fail BER Algorithm Parameters (R/W) ...........240
Table 136. SPE_ERRCNT1—SPE_ERRCNT6, B3, G1, Bipolar Violation,
and Excess Zero Error Count (RO) ..................................................................................................240
Table 137. SPE_PTRCNT1—SPE_PTRCNT3, Receive Pointer Increment and Decrement Count (RO) ...........241
Table 138. SPE_RJ1MON_R1—SPE_RJ1MON_R32, Receive J1 Monitor Values (RO) ...................................241
Table 139. SPE_TJ1DINS_R1—SPE_TJ1DINS_R32, Transmit J1 Insert Values (R/W) ....................................241
Table 140. SPE_RJ1DEXP_R1—SPE_RJ1DEXP_R32, Receive J1 Expected Values (R/W) ...........................241
Table 141. SPE_SCRATCH_R, Scratch Pad (R/W) ............................................................................................241
Table 142. SPE Mapper Register Map ................................................................................................................242
Table 143. VT2/TU-12 Payload Mapping .............................................................................................................249
Table 144. VT1.5/TU-11 Payload Mapping ..........................................................................................................249
Table 145. VT2/TU-12 Locations .........................................................................................................................250
Table 146. VT1.5/TU-11 Locations ......................................................................................................................251
Table 147. Receive VT/TU Demapping Selection ................................................................................................258
Table 148. Rx Signaling Behavior per Channel ...................................................................................................261
Table 149. Data Type Header Definitions ............................................................................................................262
Table 150. Transmit VT/TU Mapping Selection per Channel, VT_TX_MAPTYPE[1—28][3:0] ............................264
Table 151. V5 Overhead Byte Format .................................................................................................................266
Table 152. BIP-2 Error Insertion Modes ...............................................................................................................266
Table 153. RDI-V, RFI-V, and REI-V Automatic Generation ................................................................................267
Table 154. VT Signal Label Definition ..................................................................................................................268
Table 155. J2 Overhead Byte Insertion Modes per Channel ...............................................................................268
Table 156. Z6/N2 Overhead Byte Insertion Modes per Channel .........................................................................268
Table 157. Z7/K4 Overhead Byte Insertion Modes per Channel .........................................................................269