
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
15
Lucent Technologies Inc.
List of Tables
(continued)
Tables
Page
Table 313. Performance Report Message Format ...............................................................................................428
Table 314. Performance Report Message Field Definition ..................................................................................428
Table 315. Shared Rx Stack Format for SLC-96 Frames ....................................................................................430
Table 316. Shared Rx FDL Stack Format for DDS Frames .................................................................................431
Table 317. Shared Rx Stack Format for CEPT Frames .......................................................................................432
Table 318. Shared Tx FDL Stack Format for SLC-96 Frames .............................................................................435
Table 319. Shared Tx FDL Stack Format for DDS Frames .................................................................................436
Table 320. Shared Tx Stack Format for CEPT Frame .........................................................................................438
Table 321. HDLC Frame Format ..........................................................................................................................440
Table 322. Performance Report Message Structure ............................................................................................446
Table 323. Clock Mode Programming for PLL Mode Device Pins .......................................................................447
Table 324. Associated Signalling Mode CHI 2-Byte Time-Slot Format for DS1 Frames .....................................456
Table 325. Associated Signaling Mode CHI 2-Byte Time-Slot Format for Stuffed Channels ...............................456
Table 326. Associated Signaling Mode CHI 2-Byte Time-Slot format for CEPT ..................................................456
Table 327. Programming Values for FRM_TOFF[2:0] and FRM_ROFF[2:0] when FRM_CMS = 0 ....................457
Table 328. Programming Values for FRM_TOFF[2:0] when FRM_CMS = 1 .......................................................457
Table 329. Programming Values for FRM_ROFF[2:0] when FRM_CMS = 1 ......................................................457
Table 330. Parallel System Bus Interface Time-Slot Arrangement for DS1 .........................................................461
Table 331. Parallel System Bus Interface Time-Slot Arrangement for E1 ...........................................................462
Table 332. PSB System I/O Definition .................................................................................................................462
Table 333. Serial ID .............................................................................................................................................466
Table 334. Current Number of Global and per Link/Channel Registers for Each Block ......................................468
Table 335. Framer Addressing Map for the Global and Per Link/Channel Registers of the Superframer ...........469
Table 336. FRM_SFGR1, Superframer Global Register 1 (R/W) ........................................................................470
Table 337. FRM_SFGR2, Superframer Global Register 2 (R/W) ........................................................................471
Table 338. FRM_SFGR3, Superframer Global Register 3 (RO) ..........................................................................472
Table 339. FRM_SFGSR4, Superframer Global Register 4 (R/W) ......................................................................472
Table 340. FRM_FGR1, Framer Global Register 1 (R/W) ...................................................................................473
Table 341. FRM_FGR2, Framer Global Register 2 (R/W) ...................................................................................473
Table 342. FRM_FGR3, Framer Global Register 3 (R/W) ...................................................................................474
Table 343. FRM_FGR4, Framer Global Register 4 (COR) ..................................................................................474
Table 344. FRM_FGR5, Framer Global Register 5 (COR) ..................................................................................474
Table 345. FRM_PMGR1_B, Performance Monitor Global Register 1_B (R/W) .................................................475
Table 346. FRM_PMGR1, Performance Monitor Global Register 1 (COR) .........................................................475
Table 347. FRM_PMGR2, Performance Monitor Global Register 2 (COR) .........................................................475
Table 348. FRM_PMGR3, Performance Monitor Global Register 3 (R/W) ..........................................................476
Table 349. FRM_PMGR4, Performance Monitor Global Register 4 (R/W) ..........................................................477
Table 350. FRM_PMGR5, Performance Monitor Global Register 5—PMGR5 (R/W) .........................................477
Table 351. FRM_PMGR6, Performance Monitor Global Register 6 (R/W) ..........................................................477
Table 352. FRM_PMGR7, Performance Monitor Global Register 7 (R/W) ..........................................................478
Table 353. FRM_PMGR8, Performance Monitor Global Register 8 (R/W) ..........................................................478
Table 354. FRM_PMGR9, Performance Monitor Global Register 9 (R/W) ..........................................................478
Table 355. FRM_PMGR10, Performance Monitor Global Register 10 (R/W) ......................................................479
Table 356. FRM_PMGR11, Performance Monitor Global Register 11 (R/W) ......................................................479
Table 357. FRM_PMGR12, Performance Monitor Global Register 12 (R/W) ......................................................480
Table 358. FRM_PMGR13, Performance Monitor Global Register 13 (R/W) ......................................................480
Table 359. FRM_PMGR14, Performance Monitor Global Register 14 (R/W) ......................................................481
Table 360. FRM_PMGR15, Performance Monitor Global Register 15 (R/W) ......................................................481
Table 361. FRM_PMGR16, Performance Monitor Global Register 16 (R/W) ......................................................481
Table 362. FRM_HGR1, Transmit HDLC Global Register 1 (R/W) .....................................................................482
Table 363. FRM_HGR2, Transmit HDLC Global Register 2 (R/W) .....................................................................482
Table 364. FRM_HGR3, Transmit HDLC Global Register 3 (R/W) .....................................................................482
Table 365. FRM_HGR4, Transmit HDLC Global Register 4 (R/W) .....................................................................482